EEWorld咨询电话:82357002,82350740-8068 邮件咨询:datasheet@eeworld.com.cn
器件描述:1-of-8 Decoder/Demultiplexer
器件厂商:SLS [System Logic Semiconductor]
厂商主页:http://www.slsemicon.com
文件大小:51.55KB
文件页数:5
PDF阅读:HC138.pdf (点击阅读器件资料)
摘要:
SL74HC138 System Logic Semiconductor SLS 1-of-8 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS The SL74HC138 is identical in pinout to the LS/ALS138. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. The SL74HC138 decodes a three-bit Address to one-of-eight active- low outputs. This device features three Chip Select inputs, two active- low and one active-high to facilitate the demultiplexing, cascading, and chip-selecting functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output; one of the Chip Selects is used as a data input while the other Chip Selects are held in their active states. ? Outputs Directly Interface to CMOS, NMOS, and TTL ? Operating Voltage Range: 2.0 to 6.0 V ? Low Input Current: 1.0 ?A ? High Noise Immunity Characteristic of CMOS Devices ORDERING INFORMATION SL74HC138N Plastic SL74HC138D SOIC TA = -55° to 125° C for all packages PIN ASSIGNMENT FUNCTION TABLE Inputs Outputs CS1 CS2 CS3 A2 A1 A0 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 X X H X H X L X X X X X X X X X X X H H H H H H H H H H H H H H H H H H H H H H H H H L L H L L H L L H L L L L L L L H L H L L H H L H H H H H H H H L H H H H H H H H L H H H H H H H H L H H H H H L L H L L H L L H L L H L L H L H H H L H H H H H H H L H H H H H H H H L H H H H H H H H L H H H H H H H H L H = high level (steady state) L = low level (steady state) X = don’t care LOGIC DIAGRAM PIN 16 =VCC PIN 8 = GND
相关器件:SL74HC138 SL74HC138D SL74HC138N
|