ASM5I9350
器件描述：3.3V 1:10 LVCMOS PLL Clock Generator
器件厂商：ALSC [Alliance Semiconductor Corporation]
厂商主页：http://www.alsc.com/
文件大小：473.13KB，共12页
Sponsor by e络盟器件资料摘要：
July 2005 ASM5I9350
rev 0.2
Alliance Semiconductor
2575, Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com
Notice: The information in this document is subject to change without notice.
3.3V 1:10 LVCMOS PLL Clock Generator
Features
Output frequency range: 25 MHz to 200 MHz
Input frequency range: 6.25 MHz to 31.25 MHz
2.5V or 3.3V operation
Split 2.5V/3.3V outputs
± 2.5% max Output duty cycle variation
Nine Clock outputs: Drive up to 18 clock lines
Two reference clock inputs: Xtal or LVCMOS
150pS max output-output skew
Phase-locked loop (PLL) bypass mode
‘SpreadTrak’
Output enable/disable
Pin-compatible with MPC9350 and CY29350.
Industrial temperature range: –40°C to +85°C
32-pin 1.0mm TQFP & LQFP Packages
Functional Description
The ASM5I9350 is a low-voltage high-performance
200MHz PLL-based clock driver designed for high speed
clock distribution applications.
The ASM5I9350 features Xtal and LVCMOS reference
clock inputs and provides nine outputs partitioned in four
banks of 1, 1, 2, and 5 outputs. Bank A divides the VCO
output by 2 or 4 while the other banks divide by 4 or 8 per
SEL(A:D) settings, see Table 2. These dividers allow
output to input ratios of 16:1, 8:1, 4:1, and 2:1. Each
LVCMOS compatible output can drive 50Ω series or
parallel terminated transmission lines. For series
terminated transmission lines, each output can drive one or
two traces giving the device an effective fanout of 1:18.
The PLL is ensured stable given that the VCO is configured
to run between 200MHz to 500MHz. This allows a wide
range of output frequencies from 25MHz to 200MHz. The
internal VCO is running at multiples of the input reference
clock set by the feedback divider, see Table 1.
When PLL_EN is LOW, PLL is bypassed and the reference
clock directly feeds the output dividers. This mode is fully
static and the minimum input clock frequency specification
does not apply.
rev 0.2
Alliance Semiconductor
2575, Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com
Notice: The information in this document is subject to change without notice.
3.3V 1:10 LVCMOS PLL Clock Generator
Features
Output frequency range: 25 MHz to 200 MHz
Input frequency range: 6.25 MHz to 31.25 MHz
2.5V or 3.3V operation
Split 2.5V/3.3V outputs
± 2.5% max Output duty cycle variation
Nine Clock outputs: Drive up to 18 clock lines
Two reference clock inputs: Xtal or LVCMOS
150pS max output-output skew
Phase-locked loop (PLL) bypass mode
‘SpreadTrak’
Output enable/disable
Pin-compatible with MPC9350 and CY29350.
Industrial temperature range: –40°C to +85°C
32-pin 1.0mm TQFP & LQFP Packages
Functional Description
The ASM5I9350 is a low-voltage high-performance
200MHz PLL-based clock driver designed for high speed
clock distribution applications.
The ASM5I9350 features Xtal and LVCMOS reference
clock inputs and provides nine outputs partitioned in four
banks of 1, 1, 2, and 5 outputs. Bank A divides the VCO
output by 2 or 4 while the other banks divide by 4 or 8 per
SEL(A:D) settings, see Table 2. These dividers allow
output to input ratios of 16:1, 8:1, 4:1, and 2:1. Each
LVCMOS compatible output can drive 50Ω series or
parallel terminated transmission lines. For series
terminated transmission lines, each output can drive one or
two traces giving the device an effective fanout of 1:18.
The PLL is ensured stable given that the VCO is configured
to run between 200MHz to 500MHz. This allows a wide
range of output frequencies from 25MHz to 200MHz. The
internal VCO is running at multiples of the input reference
clock set by the feedback divider, see Table 1.
When PLL_EN is LOW, PLL is bypassed and the reference
clock directly feeds the output dividers. This mode is fully
static and the minimum input clock frequency specification
does not apply.