EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

AN2011S

器件描述:Correlated Double Sampling IC
器件厂商:PANASONIC [Panasonic Semiconductor]
文件大小:18.04KB,共1页
Sponsor by e络盟
器件资料摘要:
AN2011S
Correlated Double Sampling IC
n Overview
The AN2011S is an integrated circuit that outputs
video-signal made from output-signal of CCD image-
element by correlated double sampling.
n Features
• Available for CCD of up to 768H by using the high-
speed sampling circuit
• The sampling pulse corresponds to CMOS level.
• The gain is fixed to 6dB.
• Compatible with the AN2010S
VCC1
16 14 13
15
12
8
31476511
9
10
2 Limiter
Sample
Hold
Sample
Hold
Sub
&
GC Amp.
VCC2
GND2GND1GND3
+

Sample
Hold
n Block Diagram
1
2
3
4
7
8
16
15
14
13
12
11
10
9
0.4

0.25
0.4
1.27
0.1

0.1
4.2– 0.3
6.5– 0.3
5
6
0.15 0.65
1.5

0.2
10.1

0.3
0.3
Unit:mm
16-Pin PANAFLAT package (SOP016-P-0225)