EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74VHCT273

器件描述:OCTAL D-TYPE FLIP FLOP WITH CLEAR
器件厂商:STMICROELECTRONICS [STMicroelectronics]
厂商主页:http://www.st.com/
文件大小:69.68KB,共9页
Sponsor by e络盟
器件资料摘要:
74VHCT273A
OCTAL D-TYPE FLIP FLOP WITH CLEAR
November 1999
n HIGH SPEED:
f
MAX
= 170 MHz (TYP.) at V
CC
=5V
n LOW POWER DISSIPATION:
I
CC
=4 µA (MAX.) at T
A
=25
o
C
n COMPATIBLEWITH TTL OUTPUTS:
VIH =2V(MIN),VIL = 0.8V(MAX)
n POWERDOWN PROTECTIONON INPUTS &
OUTPUTS
n SYMMETRICAL OUTPUT IMPEDANCE:
|IOH|=IOL = 8 mA (MIN)
n BALANCED PROPAGATION DELAYS:
t
PLH
≅ t
PHL
n OPERATING VOLTAGE RANGE:
VCC (OPR) = 4.5V to 5.5V
n PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 273
n IMPROVED LATCH-UP IMMUNITY
n LOW NOISE: VOLP = 0.9V(Max.)
DESCRIPTION
The 74VHCT273A is an advanced high-speed
CMOS OCTAL D-TYPE FLIP FLOP WITH
CLEAR fabricated with sub-micron silicon gate
and double-layer metal wiring C
2
MOS
technology.
Information signals applied to D inputs are
transfered to the Q outputs on the positive going
edge of the clock pulse.
When the CLEAR input is held low, the Q outputs
are held low independentlyof the other inputs .
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage. This
device can be used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES :
74VHCT273AM 74VHCT273AT
M
(Micro Package)
T
(TSSOP Package)

1/9