REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
a
AD8151*
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2001
FUNCTIONAL BLOCK DIAGRAM
CS
RE
D
A
WE
UPDATE
RESET
7
5
SECOND
RANK
17 H11547
7-BIT
LATCH
33 H11547 17
DIFFERENTIAL
SWITCH
MATRIX
INPUT
DECODERS
17
OUTP
OUTN
33 33
INP INN
AD8151
FIRST
RANK
17 H11547
7-BIT
LATCH
17
OUTPUT
ADDRESS DECODER
FEATURES
Low Cost
33 H11547 17, Fully Differential, Nonblocking Array
3.2 Gb/s per Port NRZ Data Rate
Wide Power Supply Range: +3.3 V, –3.3 V
Low Power
425 mA (Outputs Enabled)
35 mA (Outputs Disabled)
LV PECL and LV ECL Compatible
CMOS/TTL-Level Control Inputs: 3 V to 5 V
Low Jitter
No Heat Sinks Required
Drives a Backplane Directly
Programmable Output Current
Optimize Termination Impedance
User-Controlled Voltage at the Load
Minimize Power Dissipation
Individual Output Disable for Busing and Reducing
Power
Double Row Latch
Buffered Inputs
Available in 184-Lead LQFP
APPLICATIONS
High-Speed Serial Backplane Routing to OC-48 with FEC
Fiber Optic Network Switching
Fiber Channel
LVDS
33 H11547 17, 3.2 Gb/s
Digital Crosspoint Switch
*Patent Pending.
Xstream is a trademark of Analog Devices, Inc.
PRODUCT DESCRIPTION
AD8151 is a member of the Xstream

line of products and is
a breakthrough in digital switching, offering a large switch array
(33 × 17) on very little power, typically less than 1.5 W. Addi-
tionally, it operates at data rates in excess of 3.2 Gb/s per port,
making it suitable for Sonet OC-48 with 8b/10b Forward Error
Correction (FEC). Further, the pricing of the AD8151 makes
it affordable enough to be used for lower data rates as well.
The AD8151’s flexible supply voltages allow the user to operate
with either PECL or ECL data levels and will operate down to
3.3 V for further power reduction. The control interface is CMOS/
TTL compatible (3 V to 5 V).
Its fully differential signal path reduces jitter and crosstalk while
allowing the use of smaller single-ended voltage swings.
The AD8151 is offered in a 184-lead LQFP package that operates
over the extended commercial temperature range of 0°C to 85°C.
Figure 1. Eye Pattern, 3.2 Gb/s, PRBS 23
K73K74K72K65K61K6D
KAA