74VHCT132A
QUAD 2-INPUT SCHMITT NAND GATE
PRELIMINARY DATA
February 2000
n HIGH SPEED: tPD = 6.5 ns (TYP.) at VCC =5V
n LOW POWER DISSIPATION:
ICC =2 µA (MAX.) at TA =25
o
C
n TYPICAL HYSTERESIS:0.7V at V
CC
= 4.5V
n POWERDOWN PROTECTIONON INPUTS &
OUTPUTS
n SYMMETRICAL OUTPUT IMPEDANCE:
|IOH|=IOL = 8 mA (MIN)
n BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
n OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
n PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 132
n IMPROVED LATCH-UP IMMUNITY
n LOW NOISE: VOLP = 0.8V(Max.)
DESCRIPTION
The 74VHCT132A is an advanced high-speed
CMOS QUAD 2-INPUT SCHMITT NAND GATE
fabricated with sub-micron silicon gate and
double-layer metal wiring C
2
MOS technology.
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage. This
device can be used to interface 5V to 3V.
Pin configuration and function are the same as
those of the VHCT00A but the VHCT132A has
hysteresis.
This together with its schmitt trigger function
allows it to be used on line receivers with slow
rise/fall input signals.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS

SOP TSSOP
ORDER CODES
PACKAGE TUBE T & R
SOP 74VHCT132AM 74VHCT132AMTR
TSSOP 74VHCT132ATTR
1/7