74VHC373
OCTAL D-TYPE LATCH
WITH 3 STATE OUTPUT NON INVERTING
June 1999
n HIGH SPEED: tPD = 5.0 ns (TYP.) at VCC =5V
n LOW POWER DISSIPATION:
ICC =4 µA (MAX.) at TA =25
o
C
n HIGH NOISE IMMUNITY:
VNIH =VNIL =28%VCC (MIN.)
n POWERDOWN PROTECTIONON INPUTS
n SYMMETRICAL OUTPUT IMPEDANCE:
|IOH|=IOL = 8 mA (MIN)
n BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
n OPERATING VOLTAGE RANGE:
V
CC
(OPR)= 2V to 5.5V
n PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 373
n IMPROVED LATCH-UP IMMUNITY
n LOW NOISE: VOLP = 0.9V(Max.)
DESCRIPTION
The 74VHC373 is an advanced high-speed
CMOS OCTAL D-TYPE LATCH with 3 STATE
OUTPUT NON INVERTING fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS technology.
This 8 bit D-Type latch is controlled by a latch
enable input (LE) and an output enable input
(OE).
While the LE input is held at a high level, the Q
outputs will follow the data inputs precisely. When
the LE is taken low, the Q outputs will be latched
precisely at the logic level of D input data. While
the (OE) input is low, the 8 outputs will be in a
normal logic state (high or low logic level) and
while high level the outputs will be in a high
impedance state.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES :
74VHC373M 74VHC373T
M
(Micro Package)
T
(TSSOP Package)

1/10