74VCXH162240MTD
器件描述:Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold and 26ヘ Series Resistors in Outputs
文件大小:78.36KB,共7页
Sponsor by e络盟
器件资料摘要:
© 2000 Fairchild Semiconductor Corporation DS500233 www.fairchildsemi.com
January 2000
Revised March 2000
7
4
VC
XH162
240
Lo
w
V
o
lt
age
1
6
-Bi
t
Inver
ti
ng B
u
ff
er/
L
ine Dri
ver
74VCXH162240
Low Voltage 16-Bit Inverting Buffer/Line Driver
with Bushold and 26Ω Series Resistors in Outputs
General Description
The VCXH162240 contains sixteen inverting buffers with 3-
STATE outputs to be employed as a memory and address
driver, clock driver, or bus oriented transmitter/receiver.
The device is nibble (4-bit) controlled. Each nibble has sep-
arate 3-STATE control inputs which can be shorted
together for full 16-bit operation.
The VCXH162240 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
The 74VCXH162240 is also designed with 26Ω series
resistors in the outputs. This design reduces line noise in
applications such as memory address drivers, clock driv-
ers, and bus transceivers/transmitters.
The 74VCXH162240 is designed for low voltage (1.65V to
3.6V) V
CC
applications with output capability up to 3.6V.
The 74VCXH162240 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
a73 1.65V–3.6V V
CC
supply operation
a73 3.6V tolerant control inputs and outputs
a73 Bushold on data inputs eliminating the need for external
pull-up/pull-down resistors
a73 26Ω series resistors in outputs
a73 t
PD
3.3 ns max for 3.0V to 3.6V V
CC
3.8 ns max for 2.3V to 2.7V V
CC
7.6 ns max for 1.65V to 1.95V V
CC
a73 Static Drive (I
OH
/I
OL
)
±12 mA @ 3.0V V
CC
±8 mA @ 2.3V V
CC
±3 mA @ 1.65V V
CC
a73 Uses patented noise/EMI reduction circuitry
a73 Latch-up performance exceeds 300 mA
a73 ESD performance:
Human body model > 2000V
Machine model > 200V
Ordering Code:
Note 1: Use this Order Number to receive devices in Tape and Reel.
Logic Symbol Pin Descriptions
Order Number
Package
Package Descriptions
Number
74VCXH162240MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JECED MO-153, 6.1mm Wide
[TUBES]
74VCXH162240MTX
(Note 1)
MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JECED MO-153, 6.1mm Wide
[TAPE and REEL]
Pin Names Description
OE
n
Output Enable Input (Active LOW)
I
0
–I
15
Bushold Inputs
O
0
–O
15
Outputs