June 1993
Revised March 1999
7
4
L
VX57
4

Low V
o
l
t
a
ge
Oct
a
l D-T
ype Fli
p
-
F
lop wit
h

3-
ST
A
T
E Output
s
© 1999 Fairchild Semiconductor Corporation DS500050.prf www.fairchildsemi.com
74LVX574
Low Voltage Octal D-Type Flip-Flop with
3-STATE Outputs
General Description
The LVX574 is a high-speed octal D-type flip-flop which is
controlled by an edge-triggered clock input (CP) and a buff-
ered common Output Enable (OE) input. When the OE
input is HIGH, the eight outputs are in a high impedance
state. The LVX574 is functionally identical to the LVX374
but with inputs and outputs on opposite sides of the pack-
age. The inputs tolerate up to 7V allowing interface of 5V
systems to 3V systems.
Features
a73 Input voltage translation from 5V to 3V
a73 Ideal for low power/low noise 3.3V applications
a73 Guaranteed simultaneous switching noise level and
dynamic threshold performance

Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol Connection Diagram
Pin Descriptions
Order Number Package Number Package Description
74LVX574M M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
74LVX574SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX574MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Names Description
D
0
–D
7
Data Inputs
CP Clock Pulse Input
OE 3-STATE Output Enable Input
O
0
–O
7
3-STATE Outputs