74LVTH322374
器件描述：Low Voltage 32-Bit D-Type Flip-Flop with 3-STATE Outputs and 25з Series Resistors in the Outputs (Preliminary)
器件厂商：FAIRCHILD [Fairchild Semiconductor]
文件大小：77.53KB，共6页
Sponsor by e络盟器件资料摘要：
Preliminary
© 2001 Fairchild Semiconductor Corporation DS500429 www.fairchildsemi.com
February 2001
Revised August 2001
7
4
L
V
TH32
2374
L
o
w
V
o
lt
age 32-Bi
t D-T
y
pe Fli
p
-F
lop wit
h
3-
ST
A
T
E Output
s
an
d
25
Ω
S
e
ri
es
Resi
sto
r
s in the
O
u
tp
u
t
s
(P
re
li
mi
n
a
ry
)
74LVTH322374
Low Voltage 32-Bit D-Type Flip-Flop
with 3-STATE Outputs
and 25Ω Series Resistors in the Outputs (Preliminary)
General Description
The LVTH322374 contains thirty-two non-inverting D-type
flip-flops with 3-STATE outputs and is intended for bus ori-
ented applications. The device is byte controlled. A buff-
ered clock (CP) and Output Enable (OE) are common to
each byte and can be shorted together for full 32-bit opera-
tion.
The LVTH322374 is designed with equivalent 25Ω series
resistance in both the HIGH and LOW states of the output.
This design reduces line noise in applications such as
memory address drivers, clock drivers, and bus transceiv-
ers/transmitters.
The LVTH322374 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These flip-flops are designed for low voltage (3.3V) V
CC
applications, but with the capability to provide a TTL inter-
face to a 5V environment. The LVTH322374 is fabricated
with an advanced BiCMOS technology to achieve high
speed operation similar to 5V ABT while maintaining a low
power dissipation.
Features
a73 Input and output interface capability to systems at
5V V
CC
a73 Bushold data inputs eliminate the need for external pull-
up resistors to hold unused inputs
a73 Live insertion/extraction permitted
a73 Power Up/Power Down high impedance provides glitch-
free bus loading
a73 Outputs include equivalent series resistance of 25Ω to
make external termination resistors unnecessary and
reduce overshoot and undershoot
a73 ESD performance:
Human-body model > 2000V
Machine model > 200V
Charged-device model > 1000V
a73 Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)
(Preliminary)
Ordering Code:
Note 1: BGA package available in Tape and Reel only.
Logic Symbol
Order Number Package Number Package Description
74LVTH322374GX
(Note 1)
BGA96A
(Preliminary)
96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
[Tape and Reel]
© 2001 Fairchild Semiconductor Corporation DS500429 www.fairchildsemi.com
February 2001
Revised August 2001
7
4
L
V
TH32
2374
L
o
w
V
o
lt
age 32-Bi
t D-T
y
pe Fli
p
-F
lop wit
h
3-
ST
A
T
E Output
s
an
d
25
Ω
S
e
ri
es
Resi
sto
r
s in the
O
u
tp
u
t
s
(P
re
li
mi
n
a
ry
)
74LVTH322374
Low Voltage 32-Bit D-Type Flip-Flop
with 3-STATE Outputs
and 25Ω Series Resistors in the Outputs (Preliminary)
General Description
The LVTH322374 contains thirty-two non-inverting D-type
flip-flops with 3-STATE outputs and is intended for bus ori-
ented applications. The device is byte controlled. A buff-
ered clock (CP) and Output Enable (OE) are common to
each byte and can be shorted together for full 32-bit opera-
tion.
The LVTH322374 is designed with equivalent 25Ω series
resistance in both the HIGH and LOW states of the output.
This design reduces line noise in applications such as
memory address drivers, clock drivers, and bus transceiv-
ers/transmitters.
The LVTH322374 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These flip-flops are designed for low voltage (3.3V) V
CC
applications, but with the capability to provide a TTL inter-
face to a 5V environment. The LVTH322374 is fabricated
with an advanced BiCMOS technology to achieve high
speed operation similar to 5V ABT while maintaining a low
power dissipation.
Features
a73 Input and output interface capability to systems at
5V V
CC
a73 Bushold data inputs eliminate the need for external pull-
up resistors to hold unused inputs
a73 Live insertion/extraction permitted
a73 Power Up/Power Down high impedance provides glitch-
free bus loading
a73 Outputs include equivalent series resistance of 25Ω to
make external termination resistors unnecessary and
reduce overshoot and undershoot
a73 ESD performance:
Human-body model > 2000V
Machine model > 200V
Charged-device model > 1000V
a73 Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)
(Preliminary)
Ordering Code:
Note 1: BGA package available in Tape and Reel only.
Logic Symbol
Order Number Package Number Package Description
74LVTH322374GX
(Note 1)
BGA96A
(Preliminary)
96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
[Tape and Reel]