74LVQ138
3 TO 8 LINE DECODER (INVERTING)

February 1999
n HIGH SPEED: t
PD
= 5.5 ns (TYP.) at V
CC
=3.3V
n COMPATIBLEWITH TTL OUTPUT
n LOW POWER DISSIPATION:
ICC =4 µA (MAX.) at TA =25
o
C
n LOW NOISE:
V
OLP
= 0.2 V (TYP.) at V
CC
=3.3V
n 75Ω TRANSMISSIONLINE DRIVING
CAPABILITY
n SYMMETRICAL OUTPUT IMPEDANCE:
|IOH|=IOL = 12 mA (MIN)
n PCI BUS LEVELSGUARANTEED AT 24mA
n BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
n OPERATING VOLTAGE RANGE:
VCC (OPR)= 2V to 3.6V (1.2VData Retention)
n PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 138
n IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The LVQ138 is a low voltage CMOS 3 TO 8 LINE
DECODER (INVERTING) fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS technology.
It is ideal for low power and low noise 3.3V
applications.
If the device is enabled, 3 binary select inputs (A,
B and C) determine which one of the outputs will
go low. If enable input G1 is held low or either
G2A or G2B is held high, the decoding function is
inhibited and all the 8 outputsgo high.
Three enable inputs are provided to ease
cascade connection and application of address
decoders for memory systems.
It has better speed performance at 3.3V than 5V
LSTTL family combinad with the true CMOS low
power consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
M1
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74LVQ138M 74LVQ138T
1/9