EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74LS47

器件描述:BCD to 7-Segment Decoder/Driver with Open-Collector Outputs
器件厂商:FAIRCHILD [Fairchild Semiconductor]
文件大小:67.36KB,共6页
Sponsor by e络盟
器件资料摘要:
© 2000 Fairchild Semiconductor Corporation DS009817 www.fairchildsemi.com
October 1988
Revised March 2000
DM74LS47 BCD
t
o

7-
Segment Decoder
/Dri
ver wit
h

Open-
Coll
ect
or O
u
tput
s
DM74LS47
BCD to 7-Segment Decoder/Driver with
Open-Collector Outputs
General Description
The DM74LS47 accepts four lines of BCD (8421) input
data, generates their complements internally and decodes
the data with seven AND/OR gates having open-collector
outputs to drive indicator segments directly. Each segment
output is guaranteed to sink 24 mA in the ON (LOW) state
and withstand 15V in the OFF (HIGH) state with a maxi-
mum leakage current of 250 µA. Auxiliary inputs provided
blanking, lamp test and cascadable zero-suppression func-
tions.
Features
a73 Open-collector outputs
a73 Drive indicator segments directly
a73 Cascadable zero-suppression capability
a73 Lamp test input

Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
V
CC
= Pin 16
GND = Pin 8
Connection Diagram
Pin Descriptions
Note 1: OC—Open Collector
Order Number Package Number Package Description
DM74LS47M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS47N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Pin Names Description
A0–A3 BCD Inputs
RBI Ripple Blanking Input (Active LOW)
LT Lamp Test Input (Active LOW)
BI/RBO Blanking Input (Active LOW) or
Ripple Blanking Output (Active LOW)
a –g Segment Outputs (Active LOW) (Note 1)