EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74LS373

器件描述:OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT
器件厂商:MOTOROLA [Motorola, Inc]
文件大小:250.48KB,共7页
Sponsor by e络盟
器件资料摘要:
5-521
FAST AND LS TTL DATA
OCTAL TRANSPARENT LATCH
WITH 3-STATE OUTPUTS;
OCTAL D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUT
The SN54/74LS373 consists of eight latches with 3-state outputs for bus
organized system applications. The flip-flops appear transparent to the data
(data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is
LOW, the data that meets the setup times is latched. Data appears on the bus
when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in
the high impedance state.
The SN54/74LS374 is a high-speed, low-power Octal D-type Flip-Flop fea-
turing separate D-type inputs for each flip-flop and 3-state outputs for bus ori-
ented applications. A buffered Clock (CP) and Output Enable (OE) is common
to all flip-flops. The SN54/74LS374 is manufactured using advanced Low
Power Schottky technology and is compatible with all Motorola TTL families.
• Eight Latches in a Single Package
• 3-State Outputs for Bus Interfacing
• Hysteresis on Latch Enable
• Edge-Triggered D-Type Inputs
• Buffered Positive Edge-Triggered Clock
• Hysteresis on Clock Input to Improve Noise Margin
• Input Clamp Diodes Limit High Speed Termination Effects
PIN NAMES LOADING (Note a)
HIGH LOW
D
0
–D
7
LE
CP
OE
O
0
–O
7
Data Inputs
Latch Enable (Active HIGH) Input
Clock (Active HIGH going edge) Input
Output Enable (Active LOW) Input
Outputs (Note b)
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
65 (25) U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
15 (7.5) U.L.
NOTES:
a) 1 TTL Units Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 25 U.L. for Commercial
(74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and
65 U.L. for Commercial (74) Temperature Ranges.
CONNECTION DIAGRAM DIP (TOP VIEW)
SN54/74LS373
SN54/74LS374
C0049C0056 C0049C0055 C0049C0054 C0049C0053 C0049C0052 C0049C0051
C0049 C0050 C0051 C0052 C0053 C0054 C0055
C0050C0048 C0049C0057
C0056
C0086
C0067C0067
C0079C0069
C0079
C0055
C0068
C0055
C0068
C0054
C0079
C0054
C0068
C0053
C0079
C0053
C0068
C0052
C0079
C0048
C0068
C0048
C0068
C0049
C0079
C0049
C0079
C0050
C0068
C0050
C0068
C0051
C0057 C0049C0048
C0079
C0051
C0071C0078C0068
C0049C0050
C0079
C0052
C0076C0069
C0049C0056 C0049C0055 C0049C0054 C0049C0053 C0049C0052 C0049C0051
C0049 C0050 C0051 C0052 C0053 C0054 C0055
C0050C0048 C0049C0057
C0056
C0086
C0067C0067
C0079C0069
C0079
C0055
C0068
C0055
C0068
C0054
C0079
C0054
C0068
C0053
C0079
C0053
C0068
C0052
C0079
C0048
C0068
C0048
C0068
C0049
C0079
C0049
C0079
C0050
C0068
C0050
C0068
C0051
C0057 C0049C0048
C0079
C0051
C0071C0078C0068
C0049C0050 C0049C0049
C0079
C0052
C0067C0080
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
C0049C0049
SN54/74LS373
SN54/74LS374
OCTAL TRANSPARENT LATCH
WITH 3-STATE OUTPUTS;
OCTAL D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUT
LOW POWER SCHOTTKY
ORDERING INFORMATION
SN54LSXXXJ Ceramic
SN74LSXXXN Plastic
SN74LSXXXDW SOIC
20
1
J SUFFIX
CERAMIC
CASE 732-03
20
1
N SUFFIX
PLASTIC
CASE 738-03
20
1
DW SUFFIX
SOIC
CASE 751D-03