EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74F675APC

器件描述:16-Bit Serial-In, Serial/Parallel-Out Shift Register
器件厂商:FAIRCHILD [Fairchild Semiconductor]
文件大小:63.15KB,共6页
Sponsor by e络盟
器件资料摘要:
© 1999 Fairchild Semiconductor Corporation DS009587 www.fairchildsemi.com
April 1988
Revised August 1999
7
4F675A 1
6
-Bi
t

Seri
al-
I
n,
Ser
i
al
/
P
aral
lel
-
Out
Shi
f
t
Regi
st
er
74F675A
16-Bit Serial-In, Serial/Parallel-Out Shift Register
General Description
The 74F675A contains a 16-bit serial in/serial out shift reg-
ister and a 16-bit parallel out storage register. Separate
serial input and output pins are provided for expansion to
longer words. By means of a separate clock, the contents
of the shift register are transferred to the storage register.
The contents of the storage register can also be loaded
back into the shift register. A HIGH signal on the Chip
Select input prevents both shifting and parallel loading.
Features
a73 Serial-to-parallel converter
a73 16-Bit serial I/O shift register
a73 16-Bit parallel out storage register
a73 Recirculating parallel transfer
a73 Expandable for longer words
a73 Slim 24 lead package
a73 74F675A version prevents false clocking through
CS or R/W inputs

Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
IEEE/IEC
Connection Diagram
Order Number Package Number Package Description
74F675ASC M24B 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F675APC N24A 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide
74F675ASPC N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide