© 1999 Fairchild Semiconductor Corporation DS009489 www.fairchildsemi.com
April 1988
Revised July 1999
7
4F174
H
e
x D-
T
y
p
e
Fl
ip-
F
l
op wit
h

M
a
s
t
er
Reset
74F174
Hex D-Type Flip-Flop with Master Reset
General Description
The 74F174 is a high-speed hex D-type flip-flop. The
device is used primarily as a 6-bit edge-triggered storage
register. The information on the D inputs is transferred to
storage during the LOW-to-HIGH clock transition. The
device has a Master Reset to simultaneously clear all flip-
flops.
Features
a73 Edge-triggered D-type inputs
a73 Buffered positive edge-triggered clock
a73 Asynchronous common reset
a73 Guaranteed 4000V minimum ESD protection

Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
IEEE/IEC
Connection Diagram
Order Number Package Number Package Description
74F174SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F174SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F174PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide