74ALVC38M
器件描述:Low Voltage Quad 2-Input NAND Gate with Open Drain Outputs and 3.6V Tolerant Inputs and Outputs
文件大小:71.76KB,共5页
Sponsor by e络盟
器件资料摘要:
© 2001 Fairchild Semiconductor Corporation ds500719 www.fairchildsemi.com
December 2001
Revised December 2001
7
4
AL
VC38 Low
V
o
l
t
age Quad 2-I
nput NAND
Gate wit
h
Open Drai
n O
u
t
put
s
and 3.
6V
T
o
l
e
rant
I
nputs
and Output
s
74ALVC38
Low Voltage Quad 2-Input NAND Gate with
Open Drain Outputs and
3.6V Tolerant Inputs and Outputs
General Description
The ALVC38 contains four 2-input NAND gates with open
drain outputs. This product is designed for low voltage
(1.4V to 3.6V) V
CC
applications with I/O compatibility up to
3.6V.
The ALVC38 is fabricated with advanced CMOS technol-
ogy to achieve high-speed operation while maintaining
CMOS low power dissipation.
Features
a73 1.4V to 3.6V V
CC
supply operation
a73 3.6V tolerant inputs and outputs
a73 t
PD
3.3 ns max for 3.0V to 3.6V V
CC
4.2 ns max for 2.3V to 2.7V V
CC
6.7 ns max for 1.65V to 1.95V V
CC
a73 Power-off high impedance inputs and outputs
a73 Uses patented Quiet Series noise/EMI reduction
circuitry
a73 Latchup conforms to JEDEC JED78
a73 ESD performance:
Human body model > 2000V
Machine model > 250V
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Descriptions
Quiet Series is a trademark of Fairchild Semiconductor Corporation.
Order Number Package Number Package Description
74ALVC38M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ALVC38MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Names Description
A
n
, B
n
Inputs
O
n
Outputs