EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74ALVC162245

器件描述:Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26з Series Resistors in A Port Outputs
器件厂商:FAIRCHILD [Fairchild Semiconductor]
文件大小:86.97KB,共6页
Sponsor by e络盟
器件资料摘要:
© 2001 Fairchild Semiconductor Corporation DS500679 www.fairchildsemi.com
October 2001
Revised November 2001
7
4
AL
VC1622
45
Low V
o
l
t
a
ge
16
-Bit
B
i
di
rect
ional
T
r
anscei
ver

wit
h
3.6V T
o
ler
a
nt In
puts and O
u
t
put
s
and 26


Seri
es
Resi
st
ors in A
Por
t
O
u
tput
s
74ALVC162245
Low Voltage 16-Bit Bidirectional Transceiver
with 3.6V Tolerant Inputs and Outputs
and 26Ω Series Resistors in A Port Outputs
General Description
The ALVC162245 contains sixteen non-inverting bidirec-
tional buffers with 3-STATE outputs and is intended for bus
oriented applications. The device is byte controlled. Each
byte has separate 3-STATE control inputs which can be
shorted together for full 16-bit operation. The T/R inputs
determine the direction of data flow through the device.
The OE inputs disable both the A and B Ports by placing
them in a high impedance state.
The 74ALVC162245 is designed for low voltage (1.65V to
3.6V) V
CC
applications with I/O compatibility up to 3.6V.
The 74ALVC162245 is also designed with 26Ω series
resistance in the A Port outputs. This design reduces line
noise in applications such as memory address drivers,
clock drivers, and bus transceivers/transmitters.
The 74ALVC162245 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
a73 1.65V–3.6V V
CC
supply operation
a73 3.6V tolerant inputs and outputs
a73 26Ω series resistors in A Port outputs
a73 t
PD

3.9 ns max for 3.0V to 3.6V V
CC
4.8 ns max for 2.3V to 2.7V V
CC
8.6 ns max for 1.65V to 1.95V V
CC
a73 Power-down high impedance inputs and outputs
a73 Supports live insertion/withdrawal (Note 1)
a73 Uses patented noise/EMI reduction circuitry
a73 Latchup conforms to JEDEC JED78
a73 ESD performance:
Human body model > 2000V
Machine model >200V
Note 1: To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pull-up resistor; the minimum
value of the resistor is determined by the current-sourcing capability of the
driver.

Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Order Number Package Number Package Description
74ALVC162245T MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide