74ACTQ843
器件描述:Quiet Seriesa⑩ 9-Bit Transparent Latch with 3-STATE Outputs
文件大小:69.38KB,共8页
Sponsor by e络盟
器件资料摘要:
March 1990
Revised December 1998
7
4
A
C
TQ843 Quiet
Ser
i
es
9-
Bit
T
r
anspar
ent Lat
c
h
wit
h
3-ST
A
T
E
Outp
uts
© 1999 Fairchild Semiconductor Corporation DS010689.prf www.fairchildsemi.com
74ACTQ843
Quiet Series 9-Bit Transparent Latch
with 3-STATE Outputs
General Description
The ACTQ843 bus interface latch is designed to eliminate
the extra packages required to buffer existing latches and
provide extra data width for wider address/data paths. The
ACTQ843 utilizes Fairchild FACT Quiet Series technol-
ogy to guarantee quiet output switching and improved
dynamic threshold performance. FACT Quiet Series fea-
tures GTO output control and undershoot corrector in
addition to a split ground bus for superior performance.
Features
a73 Guaranteed simultaneous switching noise level and
dynamic threshold performance
a73 Guaranteed pin-to-pin skew AC performance
a73 Inputs and outputs on opposite sides of package for
easy interface with microprocessors
a73 Improved latch-up immunity
a73 Outputs source/sink 24 mA
a73 ACTQ843 has TTL-compatible inputs
a73 Functionally and pin-compatible to AMD’s AM29843
a73 3-STATE outputs for bus interfacing
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols Connection Diagram
Pin Assignment for DIP and SOIC
Pin Descriptions
FACT, Quiet Series, FACT Quiet Series and GTO are trademarks of Fairchild Semiconductor Corporation.
Order Number Package Number Package Description
74ACTQ843SC M24B 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
74ACTQ843SPC N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300” Wide
Pin Names Description
D
0
–D
8
Data Inputs
O
0
–O
8
Data Outputs
OE Output Enable
LE Latch Enable
CLR Clear
PRE Preset