EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74ACTQ827

器件描述:Quiet Seriesa⑩ 10-Bit Buffer/Line Driver with 3-STATE Outputs
器件厂商:FAIRCHILD [Fairchild Semiconductor]
文件大小:63.65KB,共7页
Sponsor by e络盟
器件资料摘要:
March 1990
Revised December 1998
7
4
A
C
TQ827 Quiet

Ser
i
es

10-
Bit

Buf
f
e
r
/
Li
ne
Dr
iver

wi
th 3-ST
A
T
E
Out
puts
© 1999 Fairchild Semiconductor Corporation DS010687.prf www.fairchildsemi.com
74ACTQ827
Quiet Series 10-Bit Buffer/Line Driver
with 3-STATE Outputs
General Description
The ACTQ827 10-bit bus buffer provides high performance
bus interface buffering for wide data/address paths or
buses carrying parity. The 10-bit buffers have NOR output
enables for maximum control flexibility. The ACTQ827 uti-
lizes Fairchild Quiet Series technology to guarantee quiet
output switching and improved dynamic threshold perfor-
mance. FACT Quiet Series features GTO output control
and undershoot corrector in addition to a split ground bus
for superior performance.
Features
a73 Guaranteed simultaneous switching noise level and
dynamic threshold performance
a73 Guaranteed pin-to-pin skew AC performance
a73 Inputs and outputs on opposite sides of package allow
easy interface with microprocessors
a73 Improved latch-up immunity
a73 Outputs source/sink 24 mA
a73 Functionally and pin-compatible to AMD’s AM29827
a73 Has TTL-compatible inputs

Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols
IEEE/IEC
Connection Diagram
Pin Assignment
for DIP and SOIC
Pin Descriptions
FACT, Quiet Series, FACT Quiet Series and GTO are trademarks of Fairchild Semiconductor Corporation.
Order Number Package Number Package Description
74ACTQ827SC M24B 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
74ACTQ827SPC N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300” Wide
Pin Names Description
OE
1
, OE
2
Output Enable
D
0
–D
9
Data Inputs
O
0
–O
9
Data Outputs