EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74ACTQ16374MTD

器件描述:16-Bit D-Type Flip-Flop with 3-STATE Outputs
器件厂商:FAIRCHILD [Fairchild Semiconductor]
文件大小:94.12KB,共8页
Sponsor by e络盟
器件资料摘要:
© 1999 Fairchild Semiconductor Corporation DS010935 www.fairchildsemi.com
June 1991
Revised November 1999
7
4
AC
TQ163
74
16-
Bit

D-
T
y
pe Fli
p
-Fl
op w
i
th 3-
S
T
A
T
E O
u
t
puts
74ACTQ16374
16-Bit D-Type Flip-Flop with 3-STATE Outputs
General Description
The ACTQ16374 contains sixteen non-inverting D-type flip-
flops with 3-STATE outputs and is intended for bus oriented
applications. The device is byte controlled. A buffered clock
(CP) and Output Enable (OE) are common to each byte
and can be shorted together for full 16-bit operation.
The ACTQ16245 utilizes Fairchild Quiet Series technol-
ogy to guarantee quiet output switching and improved
dynamic threshold performance. FACT Quiet Series fea-
tures GTO output control for superior performance.
Features
a73 Utilizes Fairchild FACT Quiet Series technology
a73 Guaranteed simultaneous switching noise level and
dynamic threshold performance
a73 Guaranteed pin-to-pin output skew
a73 Buffered Positive edge-triggered clock
a73 Separate control logic for each byte
a73 16-bit version of the ACTQ374
a73 Outputs source/sink 24 mA
a73 Additional specs for Multiple Output Switching
a73 Output loadings specs for both 50 pF and 250 pF loads

Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Connection Diagram
FACT, FACT Quiet Series and GTO are trademarks of Fairchild Semiconductor Corporation.
Order Number Package Number Package Description
74ACTQ16374SSC MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide
74ACTQ16374MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Pin
Description
Names
OE
n
Output Enable Input (Active LOW)
CP
n
Clock Pulse Input
I
0
–I
15
Inputs
O
0
–O
15
Outputs