June 1988
Revised October 1998
7
4
A
C
T323 8-
B
i
t

Uni
ver
sal Shif
t/
Stor
a
g
e R
e
gist
er wit
h

Sync
hr
onous R
e
set and C
o
mmon
I
/
O Pins
© 1999 Fairchild Semiconductor Corporation DS009787.prf www.fairchildsemi.com
74ACT323
8-Bit Universal Shift/Storage Register with
Synchronous Reset and Common I/O Pins
General Description
The ACT323 is an 8-bit universal shift/storage register with
3-STATE outputs. Parallel load inputs and flip-flop outputs
are multiplexed to minimize pin count. Separate serial
inputs and outputs are provided for Q
0
and Q
7
to allow
easy cascading. Four operation modes are possible: hold
(store), shift left, shift right and parallel load.
Features
a73 I
CC
and I
OZ
reduced by 50%
a73 Common parallel I/O for reduced pin count
a73 Additional serial inputs and outputs for expansion
a73 Four operating modes: shift left, shift right, load and
store
a73 3-STATE outputs for bus-oriented applications
a73 Outputs source/sink 24 mA
a73 TTL-compatible inputs

Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols Connection Diagram
Pin Assignment
for DIP
Pin Descriptions
FACT is a trademark of Fairchild Semiconductor Corporation.
Order Number Package Number Package Description
74ACT323PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Pin Name Description
CP Clock Pulse Input
DS
0
Serial Data Input for Right Shift
DS
7
Serial Data Input for Left Shift
S
0
, S
1
Mode Select Inputs
SR Synchronous Reset Input
OE
1
, OE
2
3-STATE Output Enable Inputs
I/O
0
–I/O
7
Multiplexed Parallel Data Inputs or
3-STATE Parallel Data Outputs
Q
0
, Q
7
Serial Outputs