EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74ACT11652DW

器件描述:OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
器件厂商:TI [Texas Instruments]
厂商主页:http://www.ti.com/
文件大小:147.58KB,共8页
Sponsor by e络盟
器件资料摘要:
74ACT11652
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS087A – APRIL 1993 – REVISED APRIL 1996
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
C0068 Independent Registers and Enables for A
and B Buses
C0068 Multiplexed Real-Time and Stored Data
C0068 Flow-Through Architecture Optimizes
PCB Layout
C0068 Center-Pin V
CC
and GND Configurations
Minimize High-Speed Switching Noise
C0068 EPICC0116 (Enhanced-Performance Implanted
CMOS) 1-C0109m Process
C0068 500-mA Typical Latch-Up Immunity at
125°C

description
This device consists of bus transceiver circuits,
D-type flip-flops, and control circuitry arranged for
multiplexed transmission of data directly from the
data bus or from the internal storage registers.
Enable GAB and GBA are provided to control the
transceiver functions. SAB and SBA control pins
are provided to select whether real-time or stored
data is transferred. The circuitry used for select
control eliminates the typical decoding glitch that
occurs in a multiplexer during the transition
between stored and real-time data. A low input
level selects real-time data, and a high selects
stored data. Figure 1 illustrates the four
fundamental bus-management functions that can
be performed with the octal bus transceivers and
registers.
Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the
appropriate clock pins (CAB or CBA), regardless of the select or enable control pins. When SAB and SBA are
in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by
simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all
other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last
state.
The 74ACT11652 is characterized for operation from –40°C to 85°C.
Copyright  1996, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
GAB
A1
A2
A3
A4
GND
GND
GND
GND
A5
A6
A7
A8
GBA
CAB
SAB
B1
B2
B3
B4
V
CC
V
CC
B5
B6
B7
B8
CBA
SBA
DW PACKAGE
(TOP VIEW)