74AC11373
器件描述:OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
文件大小:116.22KB,共7页
Sponsor by e络盟
器件资料摘要:
74AC11373
OCTAL TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS
SCAS213A – MAY 1987 – REVISED APRIL 1996
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
C0068 Eight Latches in a Single Package
C0068 3-State Bus-Driving True Outputs
C0068 Full Parallel Access for Loading
C0068 Buffered Control Inputs
C0068 Flow-Through Architecture Optimizes
PCB Layout
C0068 Center-Pin V
CC
and GND Configurations
Minimize High-Speed Switching Noise
C0068 EPICC0116 (Enhanced-Performance Implanted
CMOS) 1-C0109m Process
C0068 500-mA Typical Latch-Up Immunity at
125°C
C0068 Package Options Include Plastic
Small-Outline (DW) and Shrink
Small-Outline (DB) Packages, and Standard
Plastic 300-mil DIPs (NT)
description
This 8-bit latch features 3-state outputs designed specifically for driving highly-capacitive or relatively
low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus
drivers, and working registers.
The eight latches of the 74AC11373 are transparent D-type latches. While the latch-enable (LE) input is high,
the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up
at the D inputs.
OE can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a
high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
The high-impedance third state and increased drive provide the capability to drive bus lines in a bus-organized
system without need for interface or pullup components.
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered
while the outputs are off.
The 74AC11373 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
(each latch)
INPUTS
OUTPUT
OE LE D
Q
L H H H
L HL L
L LX Q
0
H X X Z
Copyright 1996, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
1Q
2Q
3Q
4Q
GND
GND
GND
GND
5Q
6Q
7Q
8Q
OE
1D
2D
3D
4D
V
CC
V
CC
5D
6D
7D
8D
LE
DB, DW, OR NT PACKAGE
(TOP VIEW)