© 1999 Fairchild Semiconductor Corporation DS011664 www.fairchildsemi.com
March 1994
Revised November 1999
7
4
AB
T2
40 Oct
a
l
Buff
er/
L
in
e Dri
ver
wit
h

3-ST
A
T
E Outp
uts
74ABT240
Octal Buffer/Line Driver with 3-STATE Outputs
General Description
The ABT240 is an inverting octal buffer and line driver
designed to be employed as a memory address driver,
clock driver and bus oriented transmitter or receiver which
provides improved PC board density.
Features
a73 Output sink capability of 64 mA, source capability of
32 mA
a73 Guaranteed latchup protection
a73 High impedance glitch free bus loading during entire
power up and power down cycle
a73 Nondestructive hot insertion capability

Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram Pin Descriptions
Truth Tables
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
Order Number Package Number Package Description
74ABT240CSC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
74ABT240CSJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT240CMSA MSA20 20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT240CMTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Names Description
OE
1
, OE
2
3-STATE Output
Enable Inputs
I
0
–I
7
Inputs
O
0
–O
7
Outputs
Inputs Outputs
(Pins 12, 14, 16, 18)
OE
1
I
n
LL H
LH L
HX Z
Inputs Outputs
(Pins 3, 5, 7, 9)
OE
2
I
n
LL H
LH L
HX Z