EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74ABT16541CMTD

器件描述:16-Bit Buffer/Line Driver with 3-STATE Outputs
器件厂商:FAIRCHILD [Fairchild Semiconductor]
文件大小:99.46KB,共8页
Sponsor by e络盟
器件资料摘要:
© 2005 Fairchild Semiconductor Corporation DS012149 www.fairchildsemi.com
July 1996
Revised May 2005
7
4
AB
T1
6541
1
6
-Bi
t
Buff
er/
L
ine Dri
ver wit
h

3-
ST
A
T
E Output
s
74ABT16541
16-Bit Buffer/Line Driver with 3-STATE Outputs
General Description
The ABT16541 contains sixteen non-inverting buffers with
3-STATE outputs designed to be employed as a memory
and address driver, clock driver, or bus oriented transmit-
ter/receiver. The device is byte controlled. Individual
3-STATE control inputs can be shorted together for 8-bit or
16-bit operation.
Features
a73 Separate control logic for each nibble
a73 16-bit version of the ABT541
a73 Outputs sink capability of 64 mA, source capability of
32 mA
a73 Guaranteed simultaneous switching noise level and
dynamic threshold performance
a73 Guaranteed latchup protection
a73 High impedance glitch free bus loading during entire
power up and power down cycle
a73 Non-destructive hot insertion capability

Ordering Code:
Device also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Connection Diagram
Order Number Package Number Package Description
74ABT16541CSSC MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ABT16541CMTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Pin Names Description
OE
n
Output Enable Inputs (Active Low)
I
0
–I
15
Inputs
O
0
–O
15
Outputs