©2001 Integrated Device Technology, Inc.
G20G20G20G20G20G20G20G20G20G20G20G20G41G55G47G55G53G54G20G32G30G30G31
DSC-5644/1
1
G46._G75G6EG63G74G69G6FG6EG61G6CG20G42G6CG6FG63G6BG20G44G69G61G67G72G61G6D
G46._G65G61G74G75G72G65G73
a78
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
a78
High-speed clock to data access
– Commercial: 7.5/9/12ns (max.)
– Industrial: 9ns (max)
a78
Low-power operation
– IDT709179L
Active: 1.2W (typ.)
Standby: 2.5mW (typ.)
a78
Flow-Through or Pipelined output mode on either Port via
the FT/PIPE pins
a78
Counter enable and reset features
a78
Dual chip enables allow for depth expansion without
additional logic
a78
Full synchronous operation on both ports
– 4ns setup to clock and 0ns hold on all control, data, and
address inputs
– Data input, address, and control registers
– Fast 7.5ns clock to data out in the Pipelined output mode
– Self-timed write allows fast cycle time
– 12ns cycle time, 83MHz operation in Pipelined output mode
a78
TTL- compatible, single 5V (±10%) power supply
a78
Industrial temperature range (–40°C to +85°C) is
available for selected speeds
a78
Available in a 100-pin Thin Quad Flatpack (TQFP) package
HIGH-SPEED 32K x 9
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
IDT709179L
0 1
0/1
1
0/1
0
R/WR
OER
CE0R
CE1R
FT/PIPER
I/O
Control
MEMORY
ARRAY
Counter/
Address
Reg.
I/O
Control
5644 drw 01
A14R
A0R
CLKR
ADSR
CNTENR
CNTRSTR
A0L
CLKL
ADSL
A14L
CNTENL
CNTRSTL
Counter/
Address
Reg.
R/WL
CE0L
OEL
CE1L
I/O0L -I/O8L
I/O0R - I/O8R
1
0/1
0
01
0/1FT/PIPEL
PRELIMINARY