EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

5962-9051601M2A

器件描述:OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
器件厂商:TI [Texas Instruments]
厂商主页:http://www.ti.com/
文件大小:514.81KB,共14页
Sponsor by e络盟
器件资料摘要:
SN54BCT374, SN74BCT374
OCTAL EDGE-TRIGGERED D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS019C – SEPTEMBER 1988 – REVISED MARCH 2003
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
C0068 Operating Voltage Range of 4.5 V to 5.5 V
C0068 State-of-the-Art BiCMOS Design
Significantly Reduces I
CCZ
C0068 Full Parallel Access for Loading
C0068 Buffered Control Inputs
C0068 3-State Outputs Drive Bus Lines or Buffer
Memory Address Registers
C0068 ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
SN54BCT374 ...FK PACKAGE
(TOP VIEW)
SN54BCT374 ...J OR W PACKAGE
SN74BCT374 ... DW, N, OR NS PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
OE
1Q
1D
2D
2Q
3Q
3D
4D
4Q
GND
V
CC
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
3 2 1 20 19
910111213
4
5
6
7
8
18
17
16
15
14
8D
7D
7Q
6Q
6D
2D
2Q
3Q
3D
4D
1D 1Q OE
5Q 5D
8Q
4Q
GND
CLK
V
CC
description/ordering information
These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively
low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional
bus drivers, and working registers.
The eight flip-flops of the ’BCT374 devices are edge-triggered D-type flip-flops. On the positive transition of the
clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high
or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines
significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without
need for interface or pullup components. The output-enable (OE) input does not affect internal operations of
the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance
state.
ORDERING INFORMATION
T
A
PACKAGE

ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP – N Tube SN74BCT374N SN74BCT374N
0°Cto70°C SOIC DW
Tube SN74BCT374DW
BCT374C to 70 –
Tape and reel SN74BCT374DWR
SOP – NS Tape and reel SN74BCT374NSR BCT374
CDIP – J Tube SNJ54BCT374J SNJ54BCT374J
–55°C to 125°C CFP – W Tube SNJ54BCT374W SNJ54BCT374W
LCCC – FK Tube SNJ54BCT374FK SNJ54BCT374FK

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.

Copyright  2003, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.