5816
器件描述:4-TO-16 LINE LATCHED DECODER/DRIVERS
文件大小:87.83KB,共4页
Sponsor by e络盟
器件资料摘要:
5816
4-TO-16 LINE LATCHED DECODER/DRIVERS
DISCONTINUED PRODUCT
— FOR REFERENCE ONL
Y
1234
5
6
7
8
9
10
11
12 13 14 15 16 17 18
19
20
21
22
23
24
25
262728
GROUND GROUND
OUTPUT ENABLE
LOGIC SUPPLY
STROBE CHIP ENABLE
DIODE
COMMON
0-7
OUT
0
OUT
5
OUT
6
OUT
10
15OUT
11
OUT
DIODE
COMMON
8-15
IN
A
IN
B
IN
C
IN
D
K
K
ST
LATCHES
DECODER
V
DD
OE
OUT
1
OUT
2
OUT
3
OUT
4
14OUT
13OUT
12OUT
OUT
7
OUT
8
OUT
9
Dwg. PP-030
The UCN5816A and UCN5816EP 4-to-16 line latched decoder/
drivers combine low-power CMOS inputs and logic with 16 high-
current, high-voltage bipolar outputs. The CMOS inputs cause minimal
loading and are compatible with standard CMOS, PMOS, and NMOS
logic. TTL or DTL circuits may require the use of appropriate pull-up
resistors to ensure an input logic high. The logic operates over a
supply range of 5 V to 12 V. A CHIP ENABLE function can be used
with two devices for 5-to-32 line decoding applications.
The 16 bipolar power outputs are open-collector 60 V Darlington
drivers capable of sinking 350 mA continuously. Internal transient-
suppression diodes provide protection for use with inductive loads.
For ink-jet printer applications, the A5817SEP addressable 28-line
decoder/driver is recommended.
The UCN5816A is supplied in a 28-pin dual in-line plastic package
with 0.600" (15.24 mm) row spacing. The UCN5816EP is furnished in
a 28-lead plastic chip carrier (quad pack) for minimum-area surface-
mount applications. Both devices will drive 350 mA loads continuously
over the full operating temperature range.
FEATURES
n Addressable Data Entry
n 60 V Minimum Output Breakdown
n CMOS, PMOS, NMOS, TTL Compatible Inputs
n Low-Power CMOS Logic and Latches
n Output Transient Protection
n Output Enable and Strobe Functions
5816
UCN5816EP
4-TO-16 LINE
LATCHED DECODER/DRIVERS
Always order by complete part number:
Part Number Package
UCN5816A 28-Pin DIP
UCN5816EP 28-Lead PLCC
ABSOLUTE MAXIMUM RATINGS
at T
A
= 25°C
Output Voltage, V
CE
. . . . . . . . . . . . . . 60 V
Logic Supply Voltage, V
DD
. . . . . . . . . 15 V
Input Voltage Range,
V
IN
. . . . . . . . . . . -0.3 V to V
DD
+ 0.3 V
Output Current, I
C
. . . . . . . . . . . . . 500 mA
Package Power Dissipation,
P
D
. . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,
T
A
. . . . . . . . . . . . . . . -20°C to +85°C
Storage Temperature Range,
T
S
. . . . . . . . . . . . . . -55°C to +150°C
Caution: CMOS devices have input static
protection but are susceptible to damage when
exposed to extremely high static electrical
charges.
Data Sheet
26186.10