EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

71V016SA

器件描述:3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)
器件厂商:IDT [Integrated Device Technology]
厂商主页:http://www.idt.com/
文件大小:100.78KB,共9页
Sponsor by e络盟
器件资料摘要:
JUNE 2002
DSC-3834/06
1
©2000 Integrated Device Technology, Inc.
Features
a78
64K x 16 advanced high-speed CMOS Static RAM
a78
Equal access and cycle times
— Commercial: 10/12/15/20ns
— Industrial: 12/15/20ns
a78
One Chip Select plus one Output Enable pin
a78
Bidirectional data inputs and outputs directly
LVTTL-compatible
a78
Low power consumption via chip deselect
a78
Upper and Lower Byte Enable Pins
a78
Single 3.3V power supply
a78
Available in 44-pin Plastic SOJ, 44-pin TSOP, and
48-Ball Plastic FBGA packages
Description
The IDT71V016 is a 1,048,576-bit high-speed Static RAM organized
as 64K x 16. It is fabricated using IDT’s high-perfomance, high-reliability
CMOS technology. This state-of-the-art technology, combined with inno-
vative circuit design techniques, provides a cost-effective solution for high-
speed memory needs.
The IDT71V016 has an output enable pin which operates as fast
as 5ns, with address access times as fast as 10ns. All bidirectional
inputs and outputs of the IDT71V016 are LVTTL-compatible and operation
is from a single 3.3V supply. Fully static asynchronous circuitry is used,
requiring no clocks or refresh for operation.
The IDT71V016 is packaged in a JEDEC standard 44-pin Plastic
SOJ, a 44-pin TSOP Type II, and a 48-ball plastic 7 x 7 mm FBGA.
Functional Block Diagram
Output
Enable
Buffer
Address
Buffers
Chip
Enable
Buffer
Write
Enable
Buffer
Byte
Enable
Buffers
OE
A0 –A15
Row / Column
Decoders
CS
WE
BHE
BLE
64K x 16
Memory
Array
Sense
Amps
and
Write
Drivers
16
Low
Byte
I/O
Buffer
8
8
8
8
I/O8
I/O15
I/O7
I/O0
3834 drw 01
High
Byte
I/O
Buffer
3.3V CMOS Static RAM
1 Meg (64K x 16-Bit)
IDT71V016SA