ADS5204
器件描述:DUAL 10 BIT 40MSPS LOW POWER ANALOG TO DIGITAL CONVERTER WITH PGA
文件大小:492.7KB,共18页
Sponsor by e络盟
器件资料摘要:
C0065C0068C0083C0053C0050C0048C0052
SBAS268A – JUNE 2002 – REVISED JULY 2002
C0068C0117C0097C0108C0032C0049C0048C0262C0066C0105C0116C0032C0052C0048C0077C0083C0080C0083C0032C0076C0111C0119C0262C0080C0111C0119C0101C0114
C0065C0078C0065C0076C0079C0071C0262C0084C0079C0262C0068C0073C0071C0073C0084C0065C0076C0032C0067C0079C0078C0086C0069C0082C0084C0069C0082 C0119C0105C0116C0104 C0080C0071C0065
C0080C0082C0079C0068C0085C0067C0084C0073C0079C0078 C0068C0065C0084C0065 C0105C0110C0102C0111C0114C0109C0097C0116C0105C0111C0110 C0105C0115 C0099C0117C0114C0114C0101C0110C0116 C0097C0115 C0111C0102 C0112C0117C0098C0108C0105C0099C0097C0116C0105C0111C0110 C0100C0097C0116C0101C0046 C0080C0114C0111C0100C0117C0099C0116C0115 C0099C0111C0110C0102C0111C0114C0109 C0116C0111
C0115C0112C0101C0099C0105C0102C0105C0099C0097C0116C0105C0111C0110C0115 C0112C0101C0114 C0116C0104C0101 C0116C0101C0114C0109C0115 C0111C0102 C0084C0101C0120C0097C0115 C0073C0110C0115C0116C0114C0117C0109C0101C0110C0116C0115 C0115C0116C0097C0110C0100C0097C0114C0100 C0119C0097C0114C0114C0097C0110C0116C0121C0046 C0080C0114C0111C0100C0117C0099C0116C0105C0111C0110 C0112C0114C0111C0099C0101C0115C0115C0105C0110C0103
C0100C0111C0101C0115 C0110C0111C0116 C0110C0101C0099C0101C0115C0115C0097C0114C0105C0108C0121 C0105C0110C0099C0108C0117C0100C0101 C0116C0101C0115C0116C0105C0110C0103 C0111C0102 C0097C0108C0108 C0112C0097C0114C0097C0109C0101C0116C0101C0114C0115C0046
FEATURES
C0068 3.3V Single-Supply Operation
C0068 Dual Simultaneous Sample-and-Hold Inputs
C0068 Differential or Single-Ended Analog Inputs
C0068 Programmable Gain Amplifier: 0dB to 18dB
C0068 Separate Serial Control Interface
C0068 Single or Dual Parallel Bus Output
C0068 60dB SNR at f
IN
= 10.5MHz
C0068 73dB SFDR at f
IN
= 10.5MHz
C0068 Low Power: 275mW
C0068 300MHz Analog Input Bandwidth
C0068 3.3V TTL/CMOS-Compatible Digital I/O
C0068 Internal or External Reference
C0068 Adjustable Reference Input Range
C0068 Power-Down (Standby) Mode
C0068 TQFP-48 Package
APPLICATIONS
C0068 Digital Communications (Baseband Sampling)
C0068 Portable Instrumentation
C0068 Video Processing
DESCRIPTION
The ADS5204 is a dual 10-bit, 40MSPS Analog-to-Digital
Converter (ADC). It simultaneously converts each analog
input signal into a 10-bit, binary coded digital word up to
a maximum sampling rate of 40MSPS per channel. All
digital inputs and outputs are 3.3VTTL/CMOS compat-
ible.
An innovative dual pipeline architecture implemented in
a CMOS process and the 3.3V supply results in very low
power dissipation. In order to provide maximum flexibil-
ity, both top and bottom voltage references can be set
from user-supplied voltages. Alternatively, if no external
references are available, the on-chip internal refer-
ences can be used. Both ADCs share a common refer-
ence to improve offset and gain matching. If external
reference voltage levels are available, the internal refer-
ences can be powered down independently from the
rest of the chip, resulting in even greater power savings.
The ADS5204 also features dual, onboard Programmable
Gain Amplifiers (PGAs) that allow a setting of 0dB to 18dB
to adjust the gain of each set of inputs in order to match
the amplitude of the incoming signal.
The ADS5204 is characterized for operation from –40°C
to +85°C and is available in a TQFP-48 package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
www.ti.com
Copyright 2002, Texas Instruments Incorporated