EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

25C64

器件描述:32K/64K-Bit SPI Serial CMOS E2PROM
器件厂商:CATALYST [Catalyst Semiconductor]
文件大小:91.03KB,共9页
Sponsor by e络盟
器件资料摘要:
CAT25C32/64
32K/64K-Bit SPI Serial CMOS E
2
PROM
FEATURES
n 10 MHz SPI Compatible
n 1.8 to 6.0 Volt Operation
n Hardware and Software Protection
n Zero Standby Current
n Low Power CMOS Technology
n SPI Modes (0,0 &1,1)
n Commercial, Industrial and Automotive
Temperature Ranges
n 1,000,000 Program/Erase Cycles
n 100 Year Data Retention
n Self-Timed Write Cycle
n 8-Pin DIP/SOIC, 16-Pin SOIC, 14-Pin TSSOPand
20-Pin TSSOP
n 64-Byte Page Write Buffer
n Block Write Protection
– Protect 1/4, 1/2 or all of E
2
PROM Array
PIN CONFIGURATION
PIN FUNCTIONS
Pin Name Function
SO Serial Data Output
SCK Serial Clock
WP Write Protect
VCC +1.8V to +6.0V Power Supply
VSS Ground
CS Chip Select
SI Serial Data Input
HOLD Suspends Serial Input
NC No Connect
BLOCK DIAGRAM
© 1999 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Advanced Information
DESCRIPTION
The CAT25C32/64 is a 32K/64K-Bit SPI Serial CMOS
E
2
PROM internally organized as 4Kx8/8Kx8 bits.
Catalyst’s advanced CMOS Technology substantially
reduces device power requirements. The CAT25C32/
64 features a 64-byte page write buffer. The device
operates via the SPI bus serial interface and is enabled
though a Chip Select (CS). In addition to the Chip Select,
the clock input (SCK), data in (SI) and data out (SO) are
required to access the device. The HOLD pin may be
used to suspend any serial communication without
resetting the serial sequence. The CAT25C32/64 is
designed with software and hardware write protection
features including Block write protection. The device is
available in 8-pin DIP, 8-pin SOIC, 14-pin TSSOP and
20-pin TSSOP packages.
Doc No. 25087-00 8/99 SPI-1
DIP Package (P)
TSSOP Package (U20)SOIC Package (S)
SENSE AMPS
SHIFT REGISTERS
SPI
CONTROL
LOGIC
WORD ADDRESS
BUFFERS
I/O
CONTROL
E
2
PROM
ARRAY
COLUMN
DECODERS
XDEC
HIGH VOLTAGE/
TIMING CONTROL
SO
STATUS
REGISTER
BLOCK
PROTECT
LOGIC
CONTR
OL LOGIC
DATA IN
STORAGE
SI
CS
WP
HOLD
SCK
SO
WP
CS VCC
HOLD
SCK
SI
1
2
3
4
8
7
6
5V
SS
V
SS
SO
WP
V
CC
HOLD
SCK
SI
1
2
3
4
8
7
6
5
CS
NC NC
CS
WP
HOLD
HOLD
VCC
NC
NC
NC
NC NC
NC
SO
NC
NC
SO
V
SS
SCK
SI
1
2
3
4
5
6
7
8
9
10 11
12
13
14
15
16
17
18
19
20
TSSOP Package (U14)
CS
WP
HOLD
VCC
NC
NC
NC NC
SO
NC
NC
V
SS
SCK
SI
1
2
3
4
5
6
7 8
9
10
11
12
13
14