EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

1417G5

器件描述:NetLight 1417G5 and 1417H5-Type ATM/SONET/SDH Transceivers with Clock Recovery
器件厂商:AGERE [Agere Systems]
厂商主页:http://www.agere.com/
文件大小:149.42KB,共12页
Sponsor by e络盟
器件资料摘要:
NetLight
®
1417G5 and 1417H5-Type
ATM/SONET/SDH Transceivers with Clock Recovery
Data Sheet
January 2000
Available in a small form factor, RJ-45 size, plastic package,
the 1417G5 and 1417H5-Type are high-performance, cost-
effective transceivers for ATM/SONET/SDH applications at
155 Mbits/s and 622 Mbits/s.
Features
a73 SONET/SDH Compliant (ITU-T G.957 Specifica-
tions)
— IR-1/S1.1, S4.1
a73 Small form factor, RJ-45 size, multisourced 20-pin
package
a73 Requires single 3.3 V power supply
a73 Clock recovery
a73 LC duplex receptacle
a73 Analog alarm outputs
a73 Uncooled 1300 nm laser transmitter with automatic
output power control
a73 Transmitter disable input
a73 Wide dynamic range receiver with InGaAs PIN
photodetector
a73 LVTTL signal-detect output
a73 Low power dissipation
a73 Raised ECL (PECL) logic data and clock interfaces
a73 Operating case temperature range: –40 °C to
+85 °C
a73 Agere Systems Inc. Reliability and Qualification
Program for built-in quality and reliability
Description
The 1417G5 and 1417H5 transceivers are high-
speed, cost-effective optical transceivers that are
compliant with the International Telecommunication
Union Telecommunication (ITU-T) G.957 specifica-
tions for use in ATM, SONET, and SDH applications.
The 1417G5 operates at the OC-3/STM-1 rate of
155 Mbits/s, and the 1417H5 operates at the OC-12/
STM-4 rate of 622 Mbits/s. The transceiver features
Agere Systems high-reliability optics and is pack-
aged in a narrow-width plastic housing with an LC
duplex receptacle. This receptacle fits into an RJ-45
form factor outline. The 20-pin package and pinout
conform to a multisource transceiver agreement.
The transmitter features differential PECL logic level
data inputs and a LVTTL logic level disable input. The
receiver features differential PECL logic level data
and clock outputs and a LVTTL logic level signal-
detect output.