EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

ACE1502

器件描述:Arithmetic Controller Engine for Low Power Applications
器件厂商:FAIRCHILD [Fairchild Semiconductor]
文件大小:1184.33KB,共33页
Sponsor by e络盟
器件资料摘要:
©2002 Fairchild Semiconductor Corporation

1

www.fairchildsemi.com

October 2002

A
CE1502 Pr
oduct F
a
mil
y
Arithmetic Contr
oller Engine (A
CEx™) f
or Lo
w P
o
wer Applications

ACE1502 Product Family Rev. 1.7

ACE1502 Product Family
Arithmetic Controller Engine (ACEx™)
for Low Power Applications

General Description

The ACE1502 (Arithmetic Controller Engine) family of microcon-
trollers is a dedicated programmable monolithic integrated circuit
for applications requiring high performance, low power, and small
size. It is a fully static part fabricated using CMOS technology.
The ACE1502 product family has an 8-bit microcontroller core,
64 bytes of RAM, 64 bytes of data EEPROM and 2K bytes of
code EEPROM. Its on-chip peripherals include a multifunction
16-bit timer, a watchdog/idle timer, and programmable under-
voltage detection circuitry. On-chip clock and reset functions
reduce the number of required external components. The
ACE1502 product family is available in 8- and 14-pin SOIC,
TSSOP and DIP packages.

Features

a73

Arithmetic Controller Engine

a73

2K bytes on-board code EEPROM

a73

64 bytes data EEPROM

a73

64 bytes RAM

a73

Watchdog

a73

Multi-input wake-up on all eight general purpose I/O pins

a73

16-bit multifunction timer with difference capture

a73

Hardware Bit–Coder (HBC)

a73

On-chip oscillator
— No external components
— 1µs instruction cycle time +/-2% accuracy

a73

Instruction set geared for block encryption

a73

On-chip Power-on Reset

a73

Programmable read and write disable functions

a73

Memory mapped I/O

a73

32-level Low Voltage Detection

a73

Brown-out Reset

a73

Software selectable I/O option
— Push-pull outputs with tri-state option
— Weak pull-up or high impedance inputs

a73

Fully static CMOS
— Low power HALT mode (100nA @ 2.7V)
— Power saving IDLE mode

a73

Single supply operation
— 1.8-3.6V

a73

40 years data retention

a73

1.8V data EEPROM min writing voltage

a73

1,000,000 data changes

a73

8- and 14-pin SOIC, TSSOP and DIP packages

a73

In-circuit programming

Block and Connection Diagram

1. 100nf Decoupling capacitor recommended



2. Available only in the 14-pin package option


VCC
1
Power-on Reset
Brown-out Reset/Low
Battery Detect
Programming Interface
2K bytes of Code
EEPROM
64 bytes of Data
EEPROM
64 bytes of RAM
12-bit Timer0 with
Watchdog Timer
16-bit Multi-function
Timer1 with Difference
Capture
HALT & IDLE Power
Saving Modes
GPORT
general
purpose
I/O with
multi-
input
wakeup
Internal Oscillator
GND
1
RESET
2
(CKO) G0
(CKI) G1
G4
G6
2
G7
2
G3
Hardware Bit-Coder
(T1/TX) G2
(TX) G5
ACE1502 core
(4 interrupt
sources
and vectors)