EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

AS4LC256K16E0-45JC

器件描述:3.3V 256K X 16 CMOS DRAM (EDO)
厂商主页:http://www.alsc.com/
文件大小:530.56KB,共25页
Sponsor by e络盟
器件资料摘要:
AS4LC256K16EO
60 50 mA
Selection guide
Symbol AS4LC256K
Maximum RAS access time t
RAC
35
Maximum column address access time t
CAA
17
Maximum CAS access time t
CAC
71
Maximum output enable (OE) access time t
OEA
Minimum read or write cycle time t
RC
50
Minimum EDO page mode cycle time t
PC
15
Maximum operating current I
CC1
70
4/11/01; V.1.1 Alliance Semicondu
Maximum CMOS standby current I
CC2
200
16EO-35 AS4LC256K16EO-45 AS4LC256K16EO-60 Unit
45 60 ns
20 25 ns
010ns
80 100 ns
17 30 ns
Pin arrangement
40
39
38
37
36
35
34
33
32
31
GND
I/O15
I/O14
I/O13
I/O12
GND
I/O11
I/O10
I/O9
I/O8
SOJ
30
29
28
27
26
25
24
23
22
21
NC
LCAS
UCAS
OE
A8
A7
A6
A5
A4
GND
1
2
3
4
5
6
7
8
9
10
Vcc
I/O0
I/O1
I/O2
I/O3
Vcc
I/O4
I/O5
I/O6
I/O7
11
12
13
14
15
16
17
18
19
20
NC
NC
WE
RAS
NC
A0
A1
A2
A3
Vcc
V
CC
I/O0
I/O1
I/O2
I/O3
V
CC
I/O4
I/O5
I/O6
I/O7
NC
NC
WE
RAS
NC
A0
A1
A2
A3
V
CC
GND
I/O15
I/O14
I/O13
I/O12
GND
I/O11
I/O10
I/O9
I/O8
NC
LCAS
UCAS
OE
A8
A7
A6
A5
A4
GND
44
43
42
41
40
39
38
37
36
35
32
31
30
29
28
27
26
25
24
23
1
2
3
4
5
6
7
8
9
10
13
14
15
16
17
18
19
20
21
22
TSOP II
AS
4
L
C
256
K
1
6EO
AS
4L
C25
6
K
16E
O
Pin designation
Pin(s) Description
A0 to A8 Address inputs
RAS Row address strobe
I/O0 to I/O15 Input/output
OE Output enable
UCAS Column address strobe, upper byte
LCAS Column address strobe, lower byte
WE Read/write control
V
CC
Power (3.3V ± 0.3V)
GND Ground
3.3V 256K X 16 CMOS DRAM (EDO)
®
Features
• Organization: 262,144 words × 16 bits
High speed
- 45/60 ns RAS access time
- 10/12/15/20 ns column address access time
- 7/10/10 ns CAS access time
Low power consumption
- Active: 280 mW max (AS4LC256K16EO-35)
- Standby: 2.8 mW max, CMOS I/O (AS4LC256K16EO-
35)
EDO page mode
5V I/O tolerant
512 refresh cycles, 8 ms refresh interval
-RAS-only or CAS-before-RAS refresh or self refresh
Read-modify-write
LVTTL-compatible, three-state I/O
JEDEC standard packages
- 400 mil, 40-pin SOJ
- 400 mil, 40/44-pin TSOP II
3.3V power supply
Latch-up current > 200 mA
Copyright © Alliance Semiconductor. All rights reserved.
ctor P. 1 of 25
200 200 µA