EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

AT22V10-15

器件描述:High Speed UV Erasable Programmable Logic Device
器件厂商:ATMEL [ATMEL Corporation]
厂商主页:http://www.atmel.com/
文件大小:277.9KB,共11页
Sponsor by e络盟
器件资料摘要:
High Speed
UV Erasable
Programmable
Logic Device
Description
The AT22V10 and AT22V10L are CMOS high performance EPROM-based Programmable
Logic Devices (PLDs). Speeds down to 15 ns and power dissipation as low as 12 mA are
offered. All speed ranges are specified over the full 5 V ±10% range. All pins offer a low ±10
µA leakage.
The AT22V10L provides the optimum low power CMOS PLD solution, with low DC power
(8 mA typical) and full CMOS output levels. The AT22V10L significantly reduces total sys-
tem power and enhances system reliability.
Full CMOS output levels help reduce power in many other system components.
The AT22V10 and AT22V10L incorporate a variable product term architecture. Each output
is allocated from eight to 16 product terms, which allows highly complex logic functions to be
realized.
Two additional product terms are included to provide synchronous preset and asynchronous
reset. These terms are common to all 10 registers. All registers are automatically cleared upon
power up.
Register preload simplifies testing. A security fuse prevents unauthorized copying of pro-
grammed fuse patterns.
Pin Configurations
Pin Name Function
CLK/IN Clock and Logic Input
IN Logic Inputs
I/O Bidirectional Buffers
* No Internal Connection
VCC +5 V Supply
Features

High Speed Programmable Logic Device
15 ns Max Propagation Delay
5 V ±10% Operation

Low Power CMOS Operation
Speed "L" -15,-20
All
OthersTemp Com./Mil. Com./Mil.
I
CC
(mA) 12/15 90/100 55

CMOS and TTL Compatible Inputs and Outputs
10 µA Leakage Maximum

Reprogrammable - Tested 100% for Programmability

High Reliability CMOS Technology
2000 V ESD Protection
200 mA Latchup Immunity

Full Military, Commercial and Industrial Temperature Ranges

Dual-In-Line and Surface Mount Packages
PROGRAMMABLE
INTERCONNECT
AND
COMBINATORIAL
LOGIC ARRAY
LOGIC
OPTION
(UP T0 10
FLIP-FLOPS)
OUTPUT
OPTION
8TO16
PRODUCT
TERMS
OE PRODUCT TERMS
10
I/O PINS
12
INPUT PINS
1
Logic Diagram
*
GND IN
I/O
I/O
IN
VCC
*
CLK/IN
I/O
I/O
IN IN
1
15
228
GND
15
16
17
18
19
20
21
22
23
24
14
1312
11
10
9
8
7
6
5
4
3
2
1
IN
Vcc
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
IN
CLK/IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
I/O
I/O
I/O
I/O
I/O
I/O
*
IN
IN
IN
IN
IN
IN
*
DIP/SOIC PLCC
0023C
AT22V10/L
1-97