EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

ADF4360-0

器件描述:Integrated Synthesizer and VCO
器件厂商:AD [Analog Devices]
厂商主页:http://www.analog.com/
文件大小:432.7KB,共20页
Sponsor by e络盟
器件资料摘要:
Integrated Synthesizer and VCO

ADF4360-0


Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.
FEATURES
Output frequency range: 2400 MHz to 2725 MHz
Divide-by-2 output
3.0 V to 3.6 V power supply
1.8 V logic compatibility
Integer-N synthesizer
Programmable dual-modulus prescaler 16/17, 32/33
Programmable output power level
3-wire serial interface
Analog and digital lock detect
Hardware and software power-down mode
APPLICATIONS
Wireless handsets (DECT, GSM, PCS, DCS, WCDMA)
Test equipment
Wireless LANs
CATV equipment
GENERAL DESCRIPTION
The ADF4360-0 is a fully integrated integer-N synthesizer and
voltage controlled oscillator (VCO). The ADF4360-0 is designed
for a center frequency of 2600 MHz. In addition, a divide-by-2
option is available, whereby the user gets an RF output of be-
tween 1200 MHz and 1360 MHz.
Control of all the on-chip registers is through a simple 3-wire
interface. The device operates with a power supply ranging from
3.0 V to 3.6 V and can be powered down when not in use.
FUNCTIONAL BLOCK DIAGRAM
MUXOUT
CP
V
VCO
REF
IN
CLK
DATA
LE
AV
DD
DV
DD
CE
AGND DGND CPGND
R
SET
V
TUNE
C
C
C
N
RF
OUT
A
RF
OUT
B
VCO
CORE
PHASE
COMPARATOR
MUTE
DIVSEL = 2
DIVSEL = 1
N = (BP + A)
LOAD
LOAD
CHARGE
PUMP
OUTPUT
STAGE
M
U
LTIPLEXER
INTEGER
REGISTER
13-BIT B
COUNTER
14-BIT R
COUNTER
24-BIT
FUNCTION
LATCH
24-BIT
DATA REGISTER
5-BIT A
COUNTER
PRESCALER
P/P+1
MULTIPLEXER
LOCK
DETECT
÷2
ADF4360-0
04644-0-001

Figure 1.