74ABT541CMSAX
器件描述:Octal Buffer/Line Driver with 3-STATE Outputs
文件大小:123.89KB,共10页
Sponsor by e络盟
器件资料摘要:
© 2005 Fairchild Semiconductor Corporation DS011501 www.fairchildsemi.com
September 1992
Revised March 2005
7
4
AB
T5
41 Oct
a
l
Buf
f
e
r
/Li
ne
Dri
ver
w
i
t
h
3-
ST
A
T
E
O
u
tput
s
74ABT541
Octal Buffer/Line Driver with 3-STATE Outputs
General Description
The ABT541 is an octal buffer and line driver with 3-STATE
outputs designed to be employed as a memory and
address driver, clock driver, or bus-oriented transmitter/
receiver. The ABT541 is similar to the ABT244 with broad-
side pinout.
Features
a73 Non-inverting buffers
a73 Output sink capability of 64 mA, source capability of
32 mA
a73 Guaranteed output skew
a73 Guaranteed multiple output switching specifications
a73 Output switching specified for both 50 pF and 250 pF
loads
a73 Guaranteed simultaneous switching, noise level and
dynamic threshold performance
a73 Guaranteed latchup protection
a73 High impedance, glitch free bus loading during entire
power up and power down cycle
a73 Nondestructive hot insertion capability
a73 Flow-through pinout for ease of PC board layout
a73 Disable time less than enable time to avoid bus
contention
Ordering Code:
Devices also available in Tape and Reel. Specify by appending suffix “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Connection Diagram Pin Descriptions
Truth Table
H c32 HIGH Voltage Level X c32 Immaterial
L c32 LOW Voltage Level Z c32 High Impedance
Order Number Package Number Package Description
74ABT541CSC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ABT541CSJ M20D Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT541CMSA MSA20 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74ABT541CMTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ABT541CPC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Pin Names Description
OE
1
, OE
2
Output Enable Input (Active LOW)
I
0
–I
7
Inputs
O
0
–O
7
Outputs
Inputs Outputs
OE
1
OE
2
I
LLH H
HXX Z
XHX
LLL L