EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

5102ALP-RP-F-E

器件描述:16-Bit, 20 KHz A/D Converter
器件厂商:MAXWELL [Maxwell Technologies]
文件大小:248.55KB,共14页
Sponsor by e络盟
器件资料摘要:
1
M
e
m
o
r
y
All data sheets are subject to change without notice
(858) 503-3300 Fax: (858) 503-3301 - www.maxwell.com
16-Bit, 20 KHz A/D Converter
©2005 Maxwell Technologies Inc.
All rights reserved.
01.17.05 REV 3
5102ALP
FEATURES:
• Monolithic CMOS A/D converters
- Inherent sampling architecture
- 2-channel input multiplexer
- Flexible serial output port
Conversion time
- 5102A: 40 µ s
Linearity error: ±0.001% FS
- Guaranteed no missing codes
Self-calibration maintains accuracy
- Over time and temperature
Fully latchup protected
DESCRIPTION:
Maxwell Technologies’ 5102ALPRP is a 16-bit mono-
lithic CMOS analog-to-digital converter capable of 20
kHz throughput. On-chip self-calibration achieves nonlin-
earity of ±0.001% of FS and guarantees 16-bit no miss-
ing codes over the entire specified temperature range.
Offset and full-scale errors are minimized during the cali-
bration cycle, eliminating the need for external trimming.
The 5102ALP each consist of a 2-channel input multi-
plexer, DAC, conversion and calibration microcontroller,
clock generator, comparator, and serial communications
port. The inherent sampling architecture of the device
eliminates the need for an external track and hold ampli-
fier.
Maxwell Technologies' patented RAD-PAK® packaging
technology incorporates radiation shielding in the micro-
circuit package. It eliminates the need for box shielding
while improving the TID performance in most space
environments. This product is available with screening
up to Maxwell Technologies self-defined Class K.
Clock
Generator
Control
Calibration
SRAM
Microcontroller
16-Bit charge
Redistribution
DAC
-
+
-
+
-
+
-
+
Comparator
CLKIN
XOUT
REFBUF
VREF
AIN1
AIN2
CH1/2
AGND
VA+ VA- DGND VD- VD+
SCLK
TEST
SCKMOD
OUTMOD
HOLD
SLEEP
RST
STBY
CODE
BP/UP
CRS/FIN
TRK1
TRK2
SSH/SDL
SDATA
144
2322
+VDIG
DGND
-VDIG
RST
CLKIN
XOUT
STBY
DGND
+VDIG
TRK1
TRK2
CRS/ FIN
SSH/ SDL
HOLD
CH1/ 2
SCLK
+ LPTBIT
NC
-VDIG
-VDIG
DGND
+VDIG +VAN
AGND
-VANLOG
-LPTV
+LPTV
SDATA
CODE
BP/ UP
OUTMOD
AIN1
VREF
REFBUF
AGND
-VANLOG
AIN2
+VANLOG
LPTSTATUS
SCKMOD
SLEEP
-VANLOG
AGND
+VANLOG