EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74CBTLV16210VRE4

器件描述:LOW-VOLTAGE 20-BIT FET BUS SWITCH
器件厂商:TI [Texas Instruments]
厂商主页:http://www.ti.com/
文件大小:171.04KB,共9页
Sponsor by e络盟
器件资料摘要:
C0083C0078C0055C0052C0067C0066C0084C0076C0086C0049C0054C0050C0049C0048
C0076C0079C0087C0262C0086C0079C0076C0084C0065C0071C0069 C0050C0048C0262C0066C0073C0084 C0070C0069C0084 C0066C0085C0083 C0083C0087C0073C0084C0067C0072
SCDS042J − DECEMBER 1997 − REVISED JULY 2004
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
C0068 Member of the Texas Instruments
Widebus Family
C0068 5-Ω Switch Connection Between Two Ports
C0068 Rail-to-Rail Switching on Data I/O Ports
C0068 I
off
Supports Partial-Power-Down Mode
Operation
description/ordering information
The SN74CBTLV16210 provides 20 bits of
high-speed bus switching. The low on-state
resistance of the switch allows connections to be
made with minimal propagation delay.
The device is organized as dual 10-bit bus
switches with separate output-enable (OE)
inputs. It can be used as two 10-bit bus switches
or as one 20-bit bus switch. When OE is low, the
associated 10-bit bus switch is on, and port A is
connected to port B. When OE is high, the switch
is open, and the high-impedance state exists
between the two ports.
This device is fully specified for
partial-power-down applications using I
off
. The I
off
feature ensures that damaging current will not
backflow through the device when it is powered
down. The device has isolation during power off.
To ensure the high-impedance state during power
up or power down, OE should be tied to V
CC
through a pullup resistor; the minimum value of
the resistor is determined by the current-sinking
capability of the driver.
ORDERING INFORMATION
T
A
PACKAGE

ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SSOP − DL
Tube SN74CBTLV16210DL
CBTLV16210
−40°C to 85°C Tape and reel SN74CBTLV16210DLR
TVSOP − DGV Tape and reel SN74CBTLV16210VR CN210

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
FUNCTION TABLE
(each 10-bit bus switch)
INPUT
OE
FUNCTION
L A port = B port
H Disconnect
C0080C0082C0079C0068C0085C0067C0084C0073C0079C0078 C0068C0065C0084C0065 C0105C0110C0102C0111C0114C0109C0097C0116C0105C0111C0110 C0105C0115 C0099C0117C0114C0114C0101C0110C0116 C0097C0115 C0111C0102 C0112C0117C0098C0108C0105C0099C0097C0116C0105C0111C0110 C0100C0097C0116C0101C0046
C0080C0114C0111C0100C0117C0099C0116C0115 C0099C0111C0110C0102C0111C0114C0109 C0116C0111 C0115C0112C0101C0099C0105C0102C0105C0099C0097C0116C0105C0111C0110C0115 C0112C0101C0114 C0116C0104C0101 C0116C0101C0114C0109C0115 C0111C0102 C0084C0101C0120C0097C0115 C0073C0110C0115C0116C0114C0117C0109C0101C0110C0116C0115
C0115C0116C0097C0110C0100C0097C0114C0100 C0119C0097C0114C0114C0097C0110C0116C0121C0046 C0080C0114C0111C0100C0117C0099C0116C0105C0111C0110 C0112C0114C0111C0099C0101C0115C0115C0105C0110C0103 C0100C0111C0101C0115 C0110C0111C0116 C0110C0101C0099C0101C0115C0115C0097C0114C0105C0108C0121 C0105C0110C0099C0108C0117C0100C0101
C0116C0101C0115C0116C0105C0110C0103 C0111C0102 C0097C0108C0108 C0112C0097C0114C0097C0109C0101C0116C0101C0114C0115C0046

Copyright  2004, Texas Instruments Incorporated
DGV OR DL PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
NC
1A1
1A2
1A3
1A4
1A5
1A6
GND
1A7
1A8
1A9
1A10
2A1
2A2
V
CC
2A3
GND
2A4
2A5
2A6
2A7
2A8
2A9
2A10
1OE
2OE
1B1
1B2
1B3
1B4
1B5
GND
1B6
1B7
1B8
1B9
1B10
2B1
2B2
2B3
GND
2B4
2B5
2B6
2B7
2B8
2B9
2B10
NC − No internal connection
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.