ADC08D1500
器件描述：High Performance, Low Power, Dual 8-Bit, 1.5 GSPS A/D Converter
器件厂商：NSC [National Semiconductor]
文件大小：868.74KB，共33页
Sponsor by e络盟器件资料摘要：
ADC08D1500
High Performance, Low Power, Dual 8-Bit, 1.5 GSPS A/D
Converter
General Description
Note: This product is currently in development. - ALL
specifications are design targets and are subject to
change.
The ADC08D1500 is a dual, low power, high performance
CMOS analog-to-digital converter that digitizes signals to 8
bits resolution at sampling rates up to 1.7 GSPS. Consuming
a typical 1.9 Watts at 1.5 GSPS from a single 1.9 Volt supply,
this device is guaranteed to have no missing codes over the
full operating temperature range. The unique folding and
interpolating architecture, the fully differential comparator
design, the innovative design of the internal sample-and-
hold amplifier and the self-calibration scheme enable a very
flat response of all dynamic parameters beyond Nyquist,
producing a high 7.25 ENOB with a 748 MHz input signal
and a 1.5 GHz sample rate while providing a 10
-18
B.E.R.
Output formatting is offset binary and the LVDS digital out-
puts are compliant with IEEE 1596.3-1996, with the excep-
tion of an adjustable common mode voltage between 0.8V
and 1.2V.
Each converter has a 1:2 demultiplexer that feeds two LVDS
buses and reduces the output data rate on each bus to half
the sampling rate. The two converters can be interleaved
and used as a single 3 GSPS ADC.
The converter typically consumes less than 3.5 mW in the
Power Down Mode and is available in a 128-lead, thermally
enhanced exposed pad LQFP and operates over the Indus-
trial (-40˚C ≤ T
A
≤ +85˚C) temperature range.
Features
n Internal Sample-and-Hold
n Single +1.9V ±0.1V Operation
n Choice of SDR or DDR output clocking
n Interleave Mode for 2x Sampling Rate
n Multiple ADC Synchronization Capability
n Guaranteed No Missing Codes
n Serial Interface for Extended Control
n Fine Adjustment of Input Full-Scale Range and Offset
n Duty Cycle Corrected Sample Clock
Key Specifications
n Resolution 8 Bits
n Max Conversion Rate 1.5 GSPS (min)
n Bit Error Rate 10
-18
(typ)
n ENOB @ 748 MHz Input 7.25 Bits (typ)
n DNL ±0.15 LSB (typ)
n Power Consumption
— Operating 1.9 W (typ)
— Power Down Mode 3.5 mW (typ)
Applications
n Direct RF Down Conversion
n Digital Oscilloscopes
n Satellite Set-top boxes
n Communications Systems
n Test Instrumentation
Block Diagram
20152153
PRELIMINARY
June 2005
ADC08D1500
High
Performance,
Low
Power
,
Dual
8-Bit,
1.5
GSPS
A/D
Converter
© 2005 National Semiconductor Corporation DS201521 www.national.com
High Performance, Low Power, Dual 8-Bit, 1.5 GSPS A/D
Converter
General Description
Note: This product is currently in development. - ALL
specifications are design targets and are subject to
change.
The ADC08D1500 is a dual, low power, high performance
CMOS analog-to-digital converter that digitizes signals to 8
bits resolution at sampling rates up to 1.7 GSPS. Consuming
a typical 1.9 Watts at 1.5 GSPS from a single 1.9 Volt supply,
this device is guaranteed to have no missing codes over the
full operating temperature range. The unique folding and
interpolating architecture, the fully differential comparator
design, the innovative design of the internal sample-and-
hold amplifier and the self-calibration scheme enable a very
flat response of all dynamic parameters beyond Nyquist,
producing a high 7.25 ENOB with a 748 MHz input signal
and a 1.5 GHz sample rate while providing a 10
-18
B.E.R.
Output formatting is offset binary and the LVDS digital out-
puts are compliant with IEEE 1596.3-1996, with the excep-
tion of an adjustable common mode voltage between 0.8V
and 1.2V.
Each converter has a 1:2 demultiplexer that feeds two LVDS
buses and reduces the output data rate on each bus to half
the sampling rate. The two converters can be interleaved
and used as a single 3 GSPS ADC.
The converter typically consumes less than 3.5 mW in the
Power Down Mode and is available in a 128-lead, thermally
enhanced exposed pad LQFP and operates over the Indus-
trial (-40˚C ≤ T
A
≤ +85˚C) temperature range.
Features
n Internal Sample-and-Hold
n Single +1.9V ±0.1V Operation
n Choice of SDR or DDR output clocking
n Interleave Mode for 2x Sampling Rate
n Multiple ADC Synchronization Capability
n Guaranteed No Missing Codes
n Serial Interface for Extended Control
n Fine Adjustment of Input Full-Scale Range and Offset
n Duty Cycle Corrected Sample Clock
Key Specifications
n Resolution 8 Bits
n Max Conversion Rate 1.5 GSPS (min)
n Bit Error Rate 10
-18
(typ)
n ENOB @ 748 MHz Input 7.25 Bits (typ)
n DNL ±0.15 LSB (typ)
n Power Consumption
— Operating 1.9 W (typ)
— Power Down Mode 3.5 mW (typ)
Applications
n Direct RF Down Conversion
n Digital Oscilloscopes
n Satellite Set-top boxes
n Communications Systems
n Test Instrumentation
Block Diagram
20152153
PRELIMINARY
June 2005
ADC08D1500
High
Performance,
Low
Power
,
Dual
8-Bit,
1.5
GSPS
A/D
Converter
© 2005 National Semiconductor Corporation DS201521 www.national.com