SN74AVC16722
22-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES166H – DECEMBER 1998 – REVISED JUNE 2000
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
C0068 Member of the Texas Instruments
Widebus Family
C0068 EPIC (Enhanced-Performance Implanted
CMOS) Submicron Process
C0068 DOC (Dynamic Output Control) Circuit
Dynamically Changes Output Impedance,
Resulting in Noise Reduction Without
Speed Degradation
C0068 Dynamic Drive Capability Is Equivalent to
Standard Outputs With I
OH
and I
OL
of
±24 mA at 2.5-V V
CC
C0068 Overvoltage-Tolerant Inputs/Outputs Allow
Mixed-Voltage-Mode Data Communications
C0068 I
off
Supports Partial-Power-Down Mode
Operation
C0068 Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class I
C0068 Packaged in Thin Shrink Small-Outline
Package
description
A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output
impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1
shows typical V
OL
vs I
OL
and V
OH
vs I
OH
curves to illustrate the output impedance and drive capability of the
circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is
equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC
Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC)
Circuitry Technology and Applications, literature number SCEA009.
136 –128–144–160
0.4
0.8
1.2
1.6
2.0
2.4
2.8
17015311910285685134170
0.4
0.8
1.2
1.6
2.0
2.4
2.8
3.2
T
A
= 25°C
Process = Nominal
I
OL
– Output Current – mA
V
CC
= 3.3 V
V
CC
= 2.5 V
V
CC
= 1.8 V
– Output V
oltage – V
OL
V
T
A
= 25°C
Process = Nominal
I
OH
– Output Current – mA
V
CC
= 3.3 V
V
CC
= 2.5 V
V
CC
= 1.8 V
– Output V
oltage – V
OH
V
–80–96–112 –32–48–64 0–16
Figure 1. Output Voltage vs Output Current
This 22-bit flip-flop is operational at 1.2-V to 3.6-V V
CC
, but is designed specifically for 1.65-V to 3.6-V V
CC
operation.
The 22 flip-flops of the SN74AVC16722 are edge-triggered D-type flip-flops with clock-enable (CLKEN) input.
On the positive transition of the clock (CLK) input, the device stores data into the flip-flops if CLKEN is low. If
CLKEN is high, no data is stored.
A buffered output-enable (OE) input places the 22 outputs in either a normal logic state (high or low) or the
high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright  2000, Texas Instruments Incorporated
DOC, EPIC, and Widebus are trademarks of Texas Instruments.