EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

AMP374P6453BT1-C1HS

器件描述:64M X 72 SDRAM DIMM with ECC based on 32M X 8, 4 Banks, 8K REFRESH, 3.3V Synchronous DRAMs
器件厂商:ETC [ETC]
厂商主页:
文件大小:72.63KB,共12页
Sponsor by e络盟
器件资料摘要:
AMP374P6453BT1-C1H/S
64M X 72 SDRAM DIMM with ECC based on 32M X 8, 4 Banks, 8K REFRESH, 3.3V Synchronous DRAMs WITH SPD
Revision: 1.1 Revision Date: 11/2000 Document Number: 65830 Page Number: 1 of 12
AVED MEMORY PRODUCTS
Where Quality & Memory Merge
DESCRIPTION
AVED Memory Products AMP374P6453BT1-C1H/S is a 64M bit X 72 Synchronous Dynamic RAM high density
memory module. The AVED Memory Products AMP374P6453BT1-C1H/S consists of eighteen CMOS 32M X 8 bit
with 4 banks Synchronous DRAMs in TSOP-II 400mil package and a 2K EEPROM in 8-pin TSSOP package on a
168-pin glass-epoxy substrate. Two 0.1uF decoupling capacitors are mounted on the printed circuit board in
parallel for each SDRAM.
The AVED Memory Products AMP374P6453BT1-C1H/S is a Dual In-Line Memory Module and is intended for mount-
ing into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system
clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies
allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.
APPLICATION
Main Memory unit for computer, Microcomputer memory,
Refresh memory for CRT.
FEATURES
• Performance Ranges
• Part Identification
- AMP374P6453BT1-C1H/S
8k cycles/64ms Ref, TSOP, Gold Contact Plating
- PC100 Compliant
Burst Mode Operation
Auto & Self Refresh capability (8k cycles/64ms)
LVTTL compatible inputs and outputs
Single 3.3V
±
0.3V power supply
MRS cycle with address key programs
Latency (Access from column address)
Burst Length (1, 2, 4, 8 & Full Page)
Data Scramble (Sequential & Interleave)
All inputs are sampled at the positive
going edge of the system clock
Serial Presence Detect with EEPROM
Pin Name Function
A0 - A12 Address Input (multiplexed)
BA0 - BA1 Select Bank
DQ0 - DQ63 Data Input/Output
CB0 - 7 Check Bit (Data-in/out)
CLK0 - CLK3 Clock Input
CKE0 - CKE1 Clock Enable Input
CS0 - CS3 Chip Select Input
RAS Row Address Strobe
CAS Column Address Strobe
WE Write Enable
DQM0 - 7 DQM
VDD Power Supply(3.3V)
Vss Ground
*VREF Power Supply for Reference
SDA Serial Address Data I/O
SCL Serial Clock
SA0 - 2 Address in EEPROM
WP Write Protect
DU Don’t Use
NC No Connection
PIN NAMES
Part # Maximum Frequency/Speed
AMP374P6453BT1-C1H/S PC100MHz (10ns @ CL=2)