EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

AZ10EL89

器件描述:ECL/PECL Coaxial Cable Driver
器件厂商:ETC [ETC]
厂商主页:
文件大小:134.58KB,共4页
Sponsor by e络盟
器件资料摘要:
AZ10EL89

ECL/PECL Coaxial Cable Driver

1630 S. STAPLEY DR., SUITE 125 • MESA, ARIZONA 85204 • USA • (480) 962-5881 • FAX (480) 890-2541
www.azmicrotek.com

ARIZONA MICROTEK, INC.
FEATURES

• 375ps Propagation Delay
• 1.6V Output Swing
• Internal Input Pulldown Resistors
• Operating Range of 4.2V to 5.7V
• Direct Replacement for ON Semiconductor
MC10EL89
• Transistor Count = 29 devices

DESCRIPTION

The AZ10EL89 is a differential fanout gate specifically designed to drive coaxial cables. The device is
especially useful in Digital Video Broadcasting applications. For this application, since the system is polarity free,
each output can be used as an independent driver. The driver has a voltage gain of approximately 40 and produces
an output swing twice as large as standard ECL output. When driving a coaxial cable, proper termination is required
at both ends of the line to minimize signal loss. The 1.6 V output swing allows for termination at both ends of the
cable, while maintaining the required 800 mV swing at the receiving end of the cable. Because of the larger output
swings, the device cannot be terminated into the standard V
CC
-2.0V. All of the DC parameters are tested with a
50Ω to V
CC
-3.0V load. The driver accepts a standard differential ECL input and can run off of the Digital Video
Broadcast standard -5.0V supply. Under open input conditions (pulled to V
EE
) internal input clamps will force the
Qn output LOW.
NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.























LOGIC DIAGRAM AND PINOUT ASSIGNMENT

PACKAGE AVAILABILITY

PACKAGE PART NO. MARKING
SOIC 8 AZ10EL89D AZM10EL89
SOIC 8 T&R AZ10EL89DR1 AZM10EL89
SOIC 8 T&R AZ10EL89DR2 AZM10EL89

PIN DESCRIPTION

PIN FUNCTION
D, D¯ Data Inputs
Q0, Q0¯¯,Q1, Q1¯¯ Data Outputs (1.6V
PP
)
V
CC
Positive Supply
V
EE
Negative Supply
8
5
6
7
4
3
2
1
V
CC
D
V
EE
Q0
Q0
Q1
Q1
D