EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

APL4500

器件描述:PLL Module
器件厂商:ETC [ETC]
厂商主页:
文件大小:137.23KB,共1页
Sponsor by e络盟
器件资料摘要:
1/1 www.asb.co.kr March 2004
Plerow APL4500
PLL Module










Parameter Unit Min. Typical
Max.
Frequency Range MHz 4500
Output Power dBm -5 -4 -3
Supply Voltage V 4.7 5.0 5.3
Current Consumption mA 25 35
Channel Step Size kHz 1000
2
nd
Harmonics dBc -4 0
Spurious Level dBc -78 -70
Lock Time ms 3 10
Reference Frequency MHz 10
Reference Input Level dBm -5 0 5
Phase Noise (C / N)
@ 10 kHz dBc/Hz -96 -93 -90
@ 100 kHz dBc/Hz -123 -120 -117
Output Impedance Ω 50
Operating Temp. Range °C -40 25 85
Package Type & Size Mm SMT, 19.0W×19.0L×5.8H

1) Measurement conditions are as follows: T = 25°C, V
CC
= 5 V, Freq. = 4500 MHz, 50 ohm system.





Dimension (mm)
A 19.0
B 19.0
C 5.8
D 1.5
E 0.5
F 1.75
G 1.35
H 15.0
I 0.9
Tolerance: ± 0.2

Pin Configuration
1 CLOCK
2 DATA
3 ENABLE
4 OSC IN
9 VCC (VCO)
13 RF OUT
15 VCP (PLL)
16 LOCK DETECT
Others Ground


Features
Specifications
Website: www.asb.co.kr
E-mail: sales@asb.co.kr
Tel: (82) 42-528-7220
Fax: (82) 42-528-7222
ASB, Inc., 4
th
Fl. Venture Town
Bldg, KT HRDC, 367-17
Goijeong-Dong, Seo-Gu,
Daejeon, 302-716, Korea

More Information
Outline Drawing
· -4 dBm Output Level at 4500 MHz
· Channel Step Size : 1000 kHz
· 2
nd
Harmonic : < 0 dBc
· Spurious Level : < -70 dBc
· Lock Time : < 10 ms
· 25 mA Current Consumption
A
F
E
D
C
B
HG
Top View
Side View
Bottom View
I
Description
The plerow
TM
PLL synthesizer module was
designed for use in wireless and wireline
systems in a wide range of frequency from
50 MHz to 6 GHz. ASB’s PLL provides
exceptionally low spurious and phase noise
performance with fast locking time and low
current consumption. All products are
available in a surface-mount type package.