EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

75N43102

器件描述:NETWORK SEARCH ENGINE 32K x 72 Entries
器件厂商:IDT [Integrated Device Technology]
厂商主页:http://www.idt.com/
文件大小:42.85KB,共4页
Sponsor by e络盟
器件资料摘要:
APRIL 2004
DSC-6435/0B
1
 2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
NETWORK SEARCH ENGINE
32K x 72 Entries
Datasheet
Brief
75N43102
Device Description
IDT provides proven, industry-leading network search engines
(NSEs) that enable and accelerate the intelligent processing of network
services in communications equipment. As a part of the complete IDT
classification subsystem that includes content inspection engines, the IDT
family of NSEs delivers high-performance, feature-rich, easy-to-use,
integrated search accelerators.
The IDT 75N43102 is ideally suited for cost-sensitive applications
in the enterprise and access markets. It is a full-ternary 32K x 72 entry
device where each entry location in the NSE has both a Data entry and
an associated Mask entry. The NSE devices integrate content addres-
sable memory (CAM) technology with high-performance logic. The
device can perform Lookup operations plus Read and Write maintenance
operations.
The IDT 75N43102 NSE device has a bi-directional bus that is a
multiplexed address and data bus that can support 62.5 million sustained
searches per second. This device can be configured to enable multiple
width lookups from 72 to 288 bits wide. The IDT 75N43102 requires a
1.5-volt VDD1 supply and a 2.5-volt VDD2 supply.
The IDT 75N43102 NSE utilizes the latest high-performance 1.5V
CMOS processing technology and is packaged in a JEDEC Standard,
256 pin low profile Ball Grid Array.
To request the full IDT75N43102 datasheet, please contact your local
IDT Sales Representative or call 1-831-754-4555
5346 drw02
Figure 1.0 ASIC / FPGA Compatible NSE
Network Interface
IDT 75N43102
Network
Search
Engine
Configuration Registers
CLK2X
÷ CCLK÷2
CONFIGIN
MATCHIN
P
R
I
O
R
I
T
Y
E
N
C
O
D
E
R
S
I
Z
E
L
O
G
I
C
DATA
D
E
C
O
D
E
Address
INSTRUCTION
MATCHOUT
REQDATA
REQSTB R/W
6435 drw 01
RST
Command Bus
PHASEN
Global Mask Registers
Request
Bus
Index
Bus
CONFIGOUT
32K X 72
Block Diagram
System Configurations
The IDT NSEs are designed to fulfill the needs of various types of
networking systems. In solutions requiring data searching such as
routers, a system configuration as shown in Figure 1.0 may be realized.
In this compatible configuration, the NSE interfaces directly to an
ASIC/ FPGA for lookups and routes an Index directly back to the ASIC/
FPGA. Control of the associated handshake signals is provided by the
NSEs for this configuration.
ASIC
or
FPGA