74VHC08
QUAD 2-INPUT AND GATE
PRELIMINARY DATA

June 1999
n HIGH SPEED: t
PD
= 4.3 ns (TYP.) at V
CC
=5V
n LOW POWER DISSIPATION:
ICC =2 µA (MAX.) at TA =25
o
C
n HIGH NOISE IMMUNITY:
VNIH =VNIL =28%VCC (MIN.)
n POWERDOWN PROTECTIONON INPUTS
n SYMMETRICAL OUTPUT IMPEDANCE:
|IOH|=IOL = 8 mA (MIN)
n BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
n OPERATING VOLTAGE RANGE:
VCC (OPR)= 2V to 5.5V
n PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 08
n IMPROVED LATCH-UP IMMUNITY
n LOW NOISE: V
OLP
= 0.8V(Max.)
DESCRIPTION
The 74VHC08 is an advanced high-speed CMOS
QUAD 2-INPUT AND GATE fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS technology.
The internal circuit is composed of 2 stages
including buffer output, which provide high noise
immunity and stable output.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES :
74VHC08M 74VHC08T
M
(Micro Package)
T
(TSSOP Package)
1/7