EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74VHC14M

器件描述:Hex Schmitt Inverter
器件厂商:NSC [National Semiconductor]
文件大小:138.76KB,共6页
Sponsor by e络盟
器件资料摘要:
TL/F/11617
74VHC14
Hex
Schmitt
Inverter
October 1995
74VHC14
Hex Schmitt Inverter
General Description
The ’VHC14 is an advanced high speed CMOS Hex Schmitt
Inverter fabricated with silicon gate CMOS technology. It
achieves the high speed operation similar to equivalent Bi-
polar Schottky TTL while maintaining the CMOS low power
dissipation. Pin configuration and function are the same as
the VHC04 but the inputs have hysteresis between the
positive-going and negative-going input thresholds, which
are capable of transforming slowly changing input signals
into sharply defined, jitter-free output signals, thus providing
greater noise margin than conventional inverters.
An input protection circuit ensures that 0V to 7V can be
applied to the input pins without regard to the supply volt-
age. This device can be used to interface 5V to 3V systems
and two supply systems such as battery back up. This circuit
prevents device destruction due to mismatched supply and
input voltages.
Features
Y
Low power dissipation:
I
CC
e 2 mA (Max) at T
A
e 25
§C
Y
High noise immunity: V
NIH
e V
NIL
e 28% V
CC
(Min)
Y
All inputs are equipped with a power down protection
function
Y
Balanced propagation delays: T
PLH
j
T
PHL
Y
Low noise: V
OLP
e 0.8V (Max)
Y
Pin and function compatible with 74HC14
Commercial
Package
Package Description
Number
74VHC14M M14A 14-Lead Molded JEDEC SOIC
74VHC14SJ M14D 14-Lead Molded EIAJ SOIC
74VHC14MSC MSC14 14-Lead Molded EIAJ Type 1 SSOP
74VHC14MTC MTC14 14-Lead Molded JEDEC Type 1 TSSOP
74VHC14N N14A 14-Lead Molded DIP
Note: Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter ‘‘X’’ to the ordering code.
EIAJ Type 1 SSOP available on Tape and Reel only, order MSCX.
Logic Symbol
IEEE/IEC
TL/F/11617–1
Truth Table
A-Inputs Y-Outputs
LH
HL
Connection Diagram
Pin Assignment for DIP,
SSOP, TSSOP and SOIC
TL/F/11617–2
C
1995 National Semiconductor Corporation RRD-B30M125/Printed in U. S. A.