ADG836
器件描述：0.5CMOS 1.65 V TO 3.6 V Dual SPDT/2:1 MUX
器件厂商：AD [Analog Devices]
文件大小：652.24KB，共12页
Sponsor by e络盟器件资料摘要：
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
that may result from its use. No license is granted by implication or oth-
erwise under any patent or patent rights of Analog Devices. Trademarks
and registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.
ADG836
0.5 CMOS 1.65 V TO 3.6 V
Dual SPDT/2:1 MUX
FEATURES
0.5 Typical On Resistance
0.8 Maximum On Resistance at 125°C
1.65 V to 3.6 V Operation
Automotive Temperature Range: –40°C to +125°C
High Current Carrying Capability: 300 mA Continuous
Rail-to-Rail Switching Operation
Fast Switching Times <20 ns
Typical Power Consumption (<0.1 W)
APPLICATIONS
Cellular Phones
PDAs
MP3 Players
Power Routing
Battery-Powered Systems
PCMCIA Cards
Modems
Audio and Video Signal Routing
Communication Systems
GENERAL DESCRIPTION
The ADG836 is a low voltage CMOS device containing two
independently selectable single-pole, double-throw (SPDT)
switches. This device offers ultralow on resistance of less than
0.8 over the full temperature range. The ADG836 is fully
specified for 3.3 V, 2.5 V, and 1.8 V supply operation.
Each switch conducts equally well in both directions when on
and has an input signal range that extends to the supplies. The
ADG836 exhibits break-before-make switching action.
The ADG836 is available in 10-lead MSOP and 3 mm 3 mm
12-lead LFCSP packages.
PRODUCT HIGHLIGHTS
1. <0.8 over full temperature range of –40°C to +125°C.
2. Single 1.65 V to 3.6 V operation.
3. Compatible with 1.8 V CMOS logic.
4. High current handling capability (300 mA continuous current
at 3.3 V).
5. Low THD + N (0.02% typ).
6. 3 mm 3 mm LFCSP package and 10-lead MSOP package.
FUNCTIONAL BLOCK DIAGRAM
���
���
���
���
���
������
��
��
�������� ����� ��� � ����� � �����
���
REV. 0
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
that may result from its use. No license is granted by implication or oth-
erwise under any patent or patent rights of Analog Devices. Trademarks
and registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.
ADG836
0.5 CMOS 1.65 V TO 3.6 V
Dual SPDT/2:1 MUX
FEATURES
0.5 Typical On Resistance
0.8 Maximum On Resistance at 125°C
1.65 V to 3.6 V Operation
Automotive Temperature Range: –40°C to +125°C
High Current Carrying Capability: 300 mA Continuous
Rail-to-Rail Switching Operation
Fast Switching Times <20 ns
Typical Power Consumption (<0.1 W)
APPLICATIONS
Cellular Phones
PDAs
MP3 Players
Power Routing
Battery-Powered Systems
PCMCIA Cards
Modems
Audio and Video Signal Routing
Communication Systems
GENERAL DESCRIPTION
The ADG836 is a low voltage CMOS device containing two
independently selectable single-pole, double-throw (SPDT)
switches. This device offers ultralow on resistance of less than
0.8 over the full temperature range. The ADG836 is fully
specified for 3.3 V, 2.5 V, and 1.8 V supply operation.
Each switch conducts equally well in both directions when on
and has an input signal range that extends to the supplies. The
ADG836 exhibits break-before-make switching action.
The ADG836 is available in 10-lead MSOP and 3 mm 3 mm
12-lead LFCSP packages.
PRODUCT HIGHLIGHTS
1. <0.8 over full temperature range of –40°C to +125°C.
2. Single 1.65 V to 3.6 V operation.
3. Compatible with 1.8 V CMOS logic.
4. High current handling capability (300 mA continuous current
at 3.3 V).
5. Low THD + N (0.02% typ).
6. 3 mm 3 mm LFCSP package and 10-lead MSOP package.
FUNCTIONAL BLOCK DIAGRAM
���
���
���
���
���
������
��
��
�������� ����� ��� � ����� � �����
���
REV. 0