EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74VHCT374

器件描述:Octal D-Type Flip-Flop with 3-STATE Outputs
器件厂商:FAIRCHILD [Fairchild Semiconductor]
文件大小:91.93KB,共7页
Sponsor by e络盟
器件资料摘要:
July 1997
Revised April 1999
7
4
VH
CT3
74A
Oct
a
l D-T
ype Fli
p
-F
lop wit
h

3-
ST
A
T
E Output
s
© 1999 Fairchild Semiconductor Corporation DS500030.prf www.fairchildsemi.com
74VHCT374A
Octal D-Type Flip-Flop with 3-STATE Outputs
General Description
The VHCT374A is an advanced high speed CMOS octal
flip-flop with 3-STATE output fabricated with silicon gate
CMOS technology. It achieves the high speed operation
similar to equivalent Bipolar Schottky TTL while maintain-
ing the CMOS low power dissipation. This 8-bit D-type flip-
flop is controlled by a clock input (CP) and an output
enable input (OE). When the OE input is HIGH, the eight
outputs are in a high impedance state.
Protection circuits ensure that 0V to 7V can be applied to
the input and output (Note 1) pins without regard to the
supply voltage. This device can be used to interface 3V to
5V systems and two supply systems such as battery back
up. This circuit prevents device destruction due to mis-
matched supply and input voltages.
Note 1: Outputs in OFF-State.
Features
a73 High speed: f
MAX
= 140 MHz (typ) at T
A
= 25°C
a73 High noise immunity: V
IH
= 2.0V, V
IL
= 0.8V
a73 Power down protection is provided on all inputs and out-
puts
a73 Low power dissipation:
I
CC
= 4 µA (max) @ T
A
= 25°C
a73 Pin and function compatible with 74HCT374

Ordering Code:
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Descriptions
Order Number Package Number Package Description
74VHCT374AM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHCT374ASJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT374AMTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT374AN N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Pin Names Description
D
0
–D
7
Data Inputs
CP Clock Pulse Input 3-STATE
OE Output Enable Input 3-STATE
O
0
–O
7
Outputs