EEWorld首页 新闻 论坛 博客 白皮书 专题 电子电路 电子器件 单片机 嵌入式 模拟电路 DSP FPGA 电源管理 手机/便携 医疗电子 汽车电子 工业控制
厂商索引:A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-W-X-Y-Z

74LVX16245

器件描述:16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5V TOLERANT INPUTS
器件厂商:STMICROELECTRONICS [STMicroelectronics]
厂商主页:http://www.st.com/
文件大小:248.21KB,共10页
Sponsor by e络盟
器件资料摘要:
1/10July 2003
a73 HIGH SPEED: t
PD
= 5.3 ns (TYP.) at V
CC
=3V
a73 5V TOLERANT INPUT
a73 LOW POWER DISSIPATION:
I
CC
=4µA (MAX.) at T
A
=25°C
a73 INPUT VOLTAGE LEVEL: V
IL
=0.8,V
IH
=2V
AT V
CC
=3V
a73 POWER DOWN PROTECTION ON INPUTS
&OUTPUTS
a73 SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
|=I
OL
=4mA(MIN)
a73 BALANCED PROPAGATION DELAYS:
t
PLH
≅ t
PHL
a73 OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 3.6V (1.2V Data Retention)
a73 IMPROVED LATCH-UP IMMUNITY
a73 LOW NOISE: V
OLP
=0.3V(TYP.)ATVcc=3V
DESCRIPTION
The 74LVX16245 is an advanced high-speed
CMOS 16-BIT BUS TRANSCEIVER (3-STATE)
fabricated with sub-micron silicon gate and
double-layer metal wiring C
2
MOS technology.
This IC is intended for two-way asynchronous
communication between data busses; the
direction of data transmission is determined by
DIR input. The enable input G canbeusedto
disable the device so that the busses are
effectively isolated.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
All floating bus terminals during High Z State must
be held HIGH or LOW.
74LVX16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS, 5V TOLERANT INPUTS
ORDER CODES
PACKAGE TUBE T & R
TSSOP 74LVX16245TTR
TSSOP
PIN CONNECTION